Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

> Methods of Implementation



## Notices

© Keysight Technologies 2007-2016

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Keysight Technologies as governed by United States and international copyright laws.

Manual Part Number

U7232-97005

Software Version

3.51.0001

Edition

Eighth Edition, July 2016

Keysight Technologies, Inc. 1900 Garden of the Gods Road Colorado Springs, CO 80907 USA

## Warranty

THE MATERIAL CONTAINED IN THIS DOCUMENT IS PROVIDED "AS IS," AND IS SUBJECT TO BEING CHANGED, WITHOUT NOTICE. IN FUTURE EDITIONS. FURTHER. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, KEYSIGHT DISCLAIMS ALL WARRANTIES, EITHER EXPRESS OR IMPLIED WITH REGARD TO THIS MANUAL AND ANY INFORMATION CONTAINED HEREIN. INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. KEYSIGHT SHALL NOT BE LIABLE FOR ERRORS OR FOR INCIDENTAL OR CONSEQUENTIAL DAMAGES IN CONNECTION WITH THE FURNISHING, USE, OR PERFORMANCE OF THIS DOCUMENT OR ANY INFORMATION CONTAINED HEREIN. SHOULD KEYSIGHT AND THE USER HAVE A SEPARATE WRITTEN AGREEMENT WITH WARRANTY TERMS COVERING THE MATERIAL IN THIS DOCUMENT THAT CONFLICT WITH THESE

# TERMS, THE WARRANTY TERMS IN THE SEPARATE AGREEMENT WILL CONTROL.

**Technology Licenses** 

The hard ware and/or software described in this document are furnished under a license and may be used or copied only in accordance with the terms of such license.

## U.S. Government Rights

The Software is "commercial computer software," as defined by Federal Acquisition Regulation ("FAR") 2.101. Pursuant to FAR 12.212 and 27.405-3 and Department of Defense FAR Supplement ("DFARS") 227.7202, the U.S. government acquires commercial computer software under the same terms by which the software is customarily provided to the public. Accordingly, Keysight provides the Software to U.S. government customers under its standard commercial license, which is embodied in its End User License Agreement (EULA), a copy of which can be found at http://www.keysight.com/find/sweula. The license set forth in the EULA represents the exclusive authority by which the U.S. government may use, modify, distribute, or disclose the Software. The EULA and the license set forth therein, does not require or permit, among other things, that Keysight: (1) Furnish technical information related to commercial computer software or commercial computer software documentation that is not customarily provided to the public; or (2) Relinquish to, or otherwise provide, the government rights in excess of these rights customarily provided to the public to use, modify, reproduce, release, perform, display, or disclose commercial computer software or commercial computer software documentation. No additional government requirements beyond those set forth in the EULA shall apply, except to the extent that those terms, rights, or licenses are explicitly required from all providers of commercial computer software pursuant to the FAR and the DFARS and are set forth specifically in writing elsewhere in the EULA. Keysight shall be under no obligation to update, revise or otherwise modify the Software. With respect to any technical data as defined by FAR 2.101, pursuant to FAR 12.211 and 27.404.2 and DFARS 227.7102, the U.S. government acquires no

greater than Limited Rights as defined in FAR 27.401 or DFAR 227.7103-5 (c), as applicable in any technical data.

## Safety Notices

## CAUTION

A CAUTION notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a CAUTION notice until the indicated conditions are fully understood and met.

## WARNING

A WARNING notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in personal injury or death. Do not proceed beyond a WARNING notice until the indicated conditions are fully understood and met.

## DisplayPort Automated Testing-At A Glance

The Keysight U7232D DisplayPort Electrical Performance Compliance Test Application helps you verify compliance of the DisplayPort devices to DisplayPort specifications using Keysight Infiniium Digital Storage Oscilloscopes with bandwidths of 13 GHz or higher. The DisplayPort Electrical Performance Compliance Test Application:

- · Lets you select individual or multiple tests to run.
- · Lets you identify the device being tested and its configuration.
- · Shows you how to make oscilloscope connections to the device under test.
- Automatically checks for proper oscilloscope configuration.
- · Automatically sets up the oscilloscope for each test.
- Provides detailed information for each test that has been run and lets you specify the thresholds at which marginal or critical warnings appear.
- · Creates a printable HTML report of the tests that have been run.

## NOTE

The tests performed by the DisplayPort Electrical Performance Compliance Test Application are intended to provide a quick check of the electrical health of the DUT. This testing is not a replacement for an exhaustive test validation plan.

You may refer to the following specification documents for compliance testing measurements. For more information, see the VESA web site at www.vesa.org.

Test Specification	Reference Documents
DisplayPort 1.3 (1.3)	VESA DisplayPort (DP) Standard Version 1.3, September 17, 2014
DisplayPort 1.2 (1.2b)	VESA DisplayPort Standard Version 1, Revision 2a, May 23, 2012 VESA DisplayPort PHY Compliance Test Specification Version 1.2b, November 26, 2012
Mobility DisplayPort 1.0 (MyDP)	VESA Mobility DisplayPort (MyDP) Standard Version 1, May 21, 2012 VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, April 26, 2013
SlimPort (MyDP HBR25)	SlimPort Compliance Test Specification Version 1, February 28, 2014

Required Equipment and Software

In order to run the DisplayPort automated tests, you need the following equipment and software:

- Infiniium 90000A Series/90000X Series/90000Q Series/V-Series/Z-Series Digital Storage Oscilloscopes with a bandwidth of 13GHz or higher.
- The minimum version of Infiniium Oscilloscope Software (see the U7232D DisplayPort Compliance Test Application Release Notes).
- U7232D DisplayPort Electrical Performance Compliance Test Application.
- Keyboard, qty = 1, (provided with the Keysight Infiniium oscilloscope).
- Mouse, qty = 1, (provided with the Keysight Infiniium oscilloscope).
- U7232D DisplayPort Electrical Performance Compliance Test Application license.
- N5461B Serial Data Equalization software license (for DisplayPort 1.3 Test Specification only).
- N5465A InfiniiSim Waveform Transformation Toolset license (for DisplayPort 1.3 Test Specification only).

In order to run the automated tests on DisplayPort DUTs, you need the following fixtures and accessories:

• DisplayPort Test Point Adapter:

For DUT Type	Required Fixtures/Accessories (Recommended)	Quantity	Recommended Oscilloscope
Source	For DisplayPort Type-C Connector N7015A Type-C High-Speed Test Fixture For DisplayPort Connector Wilder Technologies DP-TPA-P* W2641B DisplayPort Test Point Access Adapter For mini DisplayPort Connector Wilder Technologies mDP-TPA-P* Luxshare ICT mDP Plug (mDP-TPA-P)** For MyDP Connector Wilder Technologies MYDP-TPA-P*		Infiniium Series
Sink or Cable	For DisplayPort Connector • Wilder technologies DP-TPA-R* For mini DisplayPort Connector • Wilder Technologies mDP-TPA-R* • Luxshare ICT mDP Receptacle (mDP-TPA-R)** For MyDP Connector • Wilder Technologies (MYDP-TPA-R*)		

\* All Wilder Technologies Test Point Adapters require the Wilder Technologies DP-TPA-A Aux Control Board.

\*\* All Luxshare ICT Test Point Adapters require the Luxshare ICT DP-TPA-A AUX Control Board.

• InfiniiMax Series Probe Amplifiers with minimum 12GHz bandwidth:

Required Fixtures/Accessories (Recommended)	Quantity	Recommended Oscilloscope
<ul> <li>1169A 12GHz InfiniiMax II Series Probe Amplifier</li> <li>N2832A 13GHz InfiniiMax III+ Series Probe Amplifier</li> <li>N2800A 16GHz InfiniiMax III Series Probe Amplifier</li> </ul>	4	Infiniium Series

• InfiniiMax Series Probe Head with minimum 12GHz bandwidth:

Test Type	Required Fixtures/Accessories (Recommended)	Quantity	Recommended Oscilloscope
Physical Layer Tests	<ul> <li>N5380A InfiniiMax II 12GHz Differential SMA Adapter</li> <li>N5444A InfiniiMax III 28GHz SMA Probe Head</li> </ul>	4	
AUX Channel Tests	<ul> <li>E2677A InfiniiMax 12GHz Differential Solder-In Probe Head</li> <li>E2678A/B InfiniiMax 12GHz Single-Ended/Differential Probe Head &amp; Accessories</li> </ul>	1	Infiniium Series

• Other Equipment (required for Internal/Self Calibration of the Infiniium Oscilloscope):

Required Fixtures/Accessories (Recommended)	Quantity	Recommended Oscilloscope/Description
BNC to SMA (male) Converter	4	Infiniium 90000A Series
SMA (male) to SMA (male) Converter	4	Infiniium 90000X Series/90000Q Series/V-Series/Z-Series
E2655A/B/C Probe De-Skew and Performance Verification Kit	1	Infiniium Series
Calibration Cable	1	Infiniium Series
80 $\Omega$ Damping Resistors (01130-81506)	1	To be used with Socketed Differential Probe Head

• Automation Controllers (Optional):

Testing Type	Supported Fixtures/Accessories (Optional)	Quantity	Recommended Oscilloscope
For Source DUT Testing	Unigraf DPR-100 Compact Sized DisplayPort Reference Sink	1 (each) Infiniium Series	
For Sink DUT Testing	Unigraf DPT-200 Compact Sized DisplayPort Reference Source		mmmum Senes

## In This Book

This manual describes the tests that are performed by the DisplayPort Electrical Performance Compliance Test Application in more detail; it contains information from (and refers to) various DisplayPort specifications and it describes how the tests are performed.

- Chapter 1, "Installing the DisplayPort Electrical Performance Compliance Test Application" shows how to install and license the automated test application (if it was purchased separately).
- **Chapter 2**, "Preparing to Take Measurements" shows how to start the DisplayPort Electrical Performance Compliance Test Application and gives a brief overview of how it is used.
- Chapter 3, "DisplayPort 1.2 Source Tests" describes the normative and informative tests for compliance verification of DisplayPort 1.2 source devices.
- Chapter 4, "DisplayPort 1.2 Sink Tests" describes the normative and informative tests for compliance verification of DisplayPort 1.2 sink devices.
- Chapter 5, "DisplayPort 1.2 Cable Tests" describes the normative and informative tests for compliance verification of DisplayPort 1.2 cable devices.
- Chapter 6, "DisplayPort 1.2 AUX Channel Tests" describes the normative and informative AUX channel physical layer tests for compliance verification of DisplayPort 1.2 source and sink devices.
- Chapter 7, "DisplayPort 1.2 Inrush Tests" describes the normative and informative inrush tests for compliance verification of DisplayPort 1.2 source and sink devices as a power consumer.
- **Chapter 8**, "DisplayPort 1.2 Dual Mode Tests" describes the normative and informative Dual Mode physical layer tests for compliance verification of DisplayPort 1.2 source devices.
- Chapter 9, "DisplayPort 1.3 Source Tests" describes the normative and informative tests for compliance verification of DisplayPort 1.3 source devices.
- Chapter 10, "DisplayPort 1.3 Sink Tests" describes the normative and informative tests for compliance verification of DisplayPort 1.3 sink devices.
- Chapter 11, "DisplayPort 1.3 Cable Tests" describes the normative and informative tests for compliance verification of DisplayPort 1.3 cable devices.
- Chapter 12, "DisplayPort 1.3 AUX Channel Tests" describes the normative and informative AUX channel physical layer tests for compliance verification of DisplayPort 1.3 source and sink devices.
- Chapter 13, "DisplayPort 1.3 Inrush Tests" describes the normative and informative inrush tests for compliance verification of DisplayPort 1.3 source and sink devices as a power consumer.
- Chapter 14, "DisplayPort 1.3 Dual Mode Tests" describes the normative and informative Dual Mode physical layer tests for compliance verification of DisplayPort 1.3 source devices.
- Chapter 15, "MyDP 1.0 Source Tests" describes the normative and informative tests for compliance verification of MyDP 1.0 source devices.
- Chapter 16, "MyDP 1.0 Sink Tests" describes the normative and informative tests for compliance verification of MyDP 1.0 sink devices.
- Chapter 17, "MyDP 1.0 Cable Tests" describes the normative and informative tests for compliance verification of MyDP 1.0 cable devices.
- Chapter 18, "MyDP 1.0 AUX Channel Tests" describes the normative and informative AUX channel physical layer tests for compliance verification of MyDP 1.0 source and sink devices.
- Chapter 19, "MyDP 1.0 Inrush Tests" describes the normative and informative inrush tests for compliance verification of MyDP 1.0 source and sink devices as a power consumer.
- Chapter 20, "SlimPort Source Tests" describes the normative and informative tests for compliance verification of SlimPort source devices.
- Chapter 21, "SlimPort Sink Tests" describes the normative and informative tests for compliance verification of SlimPort sink devices.
- Chapter 22, "SlimPort Cable Tests" describes the normative and informative tests for compliance verification of SlimPort cable devices.

- Chapter 23, "SlimPort AUX Channel Tests" describes the normative and informative AUX channel physical layer tests for compliance verification of SlimPort source and sink devices.
- Chapter 24, "SlimPort Inrush Tests" describes the normative and informative inrush tests for compliance verification of SlimPort source and sink devices as a power consumer.
- Chapter 25, "Calibrating the Infiniium Oscilloscope" describes how to calibrate the oscilloscope in preparation for running the DisplayPort automated tests.
- Chapter 26, "InfiniiMax Probing" describes the 1168A/1169A probe amplifier and probe head recommendations for DisplayPort testing.
- Appendix A, "DisplayPort AUX Channel Cookbook for Tx Automated Test" provides a guide on how to implement the test automation features architected in the *DisplayPort Specification 1.1a* using a sink emulator such as the Keysight W2642 DPTC controller.

#### See Also

- The DisplayPort Electrical Performance Compliance Test Application's Online Help, which describes:
  - · Starting the DisplayPort Compliance Test Application
  - · Creating or Opening a Test Project
  - Compliance Limits
  - Setting Up the Precision Probe/Cable
  - Setting Up Switch Matrix
  - Setting Up the Test Environment
  - Selecting Tests
  - Configuring Tests
  - · Connecting the Oscilloscope to the DUT
  - · Running Tests
  - Automating the Application
  - Viewing Results
  - Viewing/Exporting/Printing the Report
  - Understanding the Report
  - Saving Test Projects
  - User Defined Add-Ins
  - Controlling the Application via a Remote PC
  - Using a Second Monitor

#### • DisplayPort References:

Test Specification	Reference Documents
DisplayPort 1.3 (1.3)	VESA DisplayPort (DP) Standard Version 1.3, September 17, 2014
DisplayPort 1.2 (1.2b)	VESA DisplayPort Standard Version 1, Revision 2a, May 23, 2012 VESA DisplayPort PHY Compliance Test Specification Version 1.2b, November 26, 2012
Mobility DisplayPort (MyDP 1.0)	VESA Mobility DisplayPort (MyDP) Standard Version 1, May 21, 2012 VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, April 8, 2013
SlimPort (MyDP HBR25)	SlimPort Compliance Test Specification Version 1, February 28, 2014

# Contents

DisplayPort Automated Testing—At A Glance 3 In This Book 6

## 1 Installing the DisplayPort Electrical Performance Compliance Test Application

**Installing the Software** 48

Installing the License Key 49

## 2 Preparing to Take Measurements

Calibrating the Oscilloscope 52

#### Starting the DisplayPort Electrical Performance Compliance Test Application 53

Online Help Topics 55

## 3 DisplayPort 1.2 Source Tests

## **Overview** 58

Test Point Definition for DisplayPort 1.2 (1.2b) Source Tests61Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests62Probing/Connection Set Up for DisplayPort 1.2 Source Tests63

#### Source Eye Diagram Test 64

Test ID 64 Test Overview 64 Test Conditions for Eye Diagram Test 64 Test Setup 65 Measurement Procedure 68 PASS Condition 68 Test References 69 Expected/Observable Results 70

#### Source Total Jitter Test 71

Test ID71Test Overview71Test Conditions for Total Jitter Test71Test Setup72Measurement Procedure75PASS Condition75Test References75Expected/Observable Results75

#### Source Non ISI Jitter Test 76

Test ID 76 Test Overview 76 Test Conditions for Non ISI Jitter Test 76 Test Setup 77 Measurement Procedure 80 PASS Condition 80 Test References 80 Expected/Observable Results 80

#### Source Non Pre-Emphasis Level Test 81

Test ID 81 Test Overview 81 Test Conditions for Non Pre-Emphasis Level Test 81 Test Setup 82 Measurement Procedure 85 PASS Condition 87 Test References 88 Expected/Observable Results 88

#### Source Pre-Emphasis Level Test 89

Test ID 89 Test Overview 89 Test Conditions for Pre-Emphasis Level Test 89 Test Setup 90 Measurement Procedure 93 PASS Condition 95 Test References 96 Expected/Observable Results 96

#### Source Non Transition Voltage Range Measurement Test 97

Test ID 97 Test Overview 97 Test Conditions for Non Transition Voltage Range Measurement Test 97 Test Setup 98 Measurement Procedure 101 PASS Condition 103 Test References 103 Expected/Observable Results 103

## Source Peak to Peak Voltage Test 104

Test ID 104 Test Overview 104 Test Conditions for Peak to Peak Voltage Test 104 Test Setup 105 Measurement Procedure 108 PASS Condition 108 Test References 108 Expected/Observable Results 108

#### Source Inter Pair Skew Test 109

Test ID 109 Test Overview 109 Test Conditions for Inter Pair Skew Test 109 Test Setup 110 Measurement Procedure 113 PASS Condition 113 Test References 114 Expected/Observable Results 114

#### Source Main Link Frequency Compliance Test 115

Test ID 115 Test Overview 115 Test Conditions for Main Link Frequency Compliance Test 115 Test Setup 116 Measurement Procedure 119 PASS Condition 120 Test References 120 Expected/Observable Results 120

## Spread Spectrum Clocking (SSC) Modulation Frequency Test 121

Test ID 121 Test Overview 121 Test Conditions for SSC Modulation Frequency Test 121 Test Setup 122 Measurement Procedure 125 PASS Condition 125 Test References 126 Expected/Observable Results 126

## Spread Spectrum Clocking (SSC) Modulation Deviation Test 127

Test ID 127 Test Overview 127 Test Conditions for SSC Modulation Deviation Test 127 Test Setup 128 Measurement Procedure 131 PASS Condition 132 Test References 132 Expected/Observable Results 132

#### Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative) 133

Test ID 133 Test Overview 133 Test Conditions for SSC Deviation HF Variation Test 133 Test Setup 134 Measurement Procedure 137 PASS Condition 137 Test References 138 Expected/Observable Results 138

#### Source Post-Cursor 2 Verification Test (Informative) 139

Test ID 139 Test Overview 139 Test Conditions for Post Cursor 2 Verification Test 139 Test Setup 140 Measurement Procedure 143 PASS Condition 144 Test References 144 Expected/Observable Results 144

## Source Eye Diagram Test (TP3\_EQ) 145

Test ID 145 Test Overview 145 Test Conditions for Eye Diagram Test (TP3\_EQ) 145 Test Setup 146 Measurement Procedure for HBR 149 Measurement Procedure for HBR2 149 PASS Condition 151 Test References 153 Expected/Observable Results 153

#### Source Total Jitter Test (TP3\_EQ) 154

Test ID 154 Test Overview 154 Test Conditions for Total Jitter Test (TP3\_EQ) 154 Test Setup 155 Measurement Procedure 158 PASS Condition 158 Test References 159 Expected/Observable Results 159

## Source Deterministic Jitter Test (TP3\_EQ) 160

Test ID 160 Test Overview 160 Test Conditions for Deterministic Jitter Test (TP3\_EQ) 160 Test Setup 161 Measurement Procedure 164 PASS Condition 164 Test References 165 Expected/Observable Results 165

#### Source Random Jitter Test (TP3\_EQ) 166

Test ID 166 Test Overview 166 Test Conditions for Random Jitter Test (TP3\_EQ) 166 Test Setup 167 Measurement Procedure 170 PASS Condition 170 Test References 170 Expected/Observable Results 170

#### Source AC Common Mode Test (Informative) 171

Test ID 171 Test Overview 171 Test Conditions for AC Common Mode Test (Informative) 171 Test Setup 172 Measurement Procedure 175 PASS Condition 175 Test References 175 Expected/Observable Results 175

## Source Intra-Pair Skew Test (Informative) 176

Test ID 176 Test Overview 176 Test Conditions for Intra-Pair Skew Test (Informative) 176 Test Setup 177 Measurement Procedure 180 PASS Condition 180 Test References 180 Expected/Observable Results 181

## 4 DisplayPort 1.2 Sink Tests

#### **Overview** 184

Test Point Definition for DisplayPort 1.2 (1.2b) Sink Tests184Calibration of Stress Signal185Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Sink Tests186Probing/Connection Set Up for DisplayPort 1.2 Sink Tests188

## Sink Eye Diagram Test 189

Test ID 189 Test Overview 189 Test Conditions for Eye Diagram Test 189 Test Setup 190 Measurement Procedure 193 PASS Condition 193 Test References 195 Expected/Observable Results 195

## Sink Total Jitter Test 196

Test ID 196 Test Overview 196 Test Conditions for Total Jitter Test 196 Test Setup 197 Measurement Procedure 200 PASS Condition 200 Test References 201 Expected/Observable Results 201

## Sink Non-ISI Jitter Test 202

Test ID202Test Overview202Test Conditions for Non-ISI Jitter Test202Test Setup203Measurement Procedure206PASS Condition206Test References207Expected/Observable Results207

## 5 DisplayPort 1.2 Cable Tests

#### **Overview** 210

Test Point Definition for DisplayPort 1.2 (1.2b) Cable Tests210Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Cable Tests212Probing/Connection Set Up for DisplayPort 1.2 Cable Tests213

#### Cable Eye Diagram Test 214

Test ID 214 Test Overview 214 Test Conditions for Cable Eye Diagram Test 214 Test Setup 215 Measurement Procedure 218 PASS Condition 218 Test References 219 Expected/Observable Results 219

#### Cable Total Jitter Test 220

Test ID220Test Overview220Test Conditions for Cable Total Jitter Test220Test Setup221Measurement Procedure224PASS Condition224Test References224Expected/Observable Results224

#### Cable Non-ISI Jitter Test 225

Test ID 225 Test Overview 225 Test Conditions for Cable Non-ISI Jitter Test 225 Test Setup 226 Measurement Procedure 229 PASS Condition 229 Test References 229 Expected/Observable Results 229

#### 6 DisplayPort 1.2 AUX Channel Tests

#### **Overview** 232

Test Point for AUX Channel Tests232Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 AUX ChannelTests232

## Setting Up for AUX PHY and Inrush Tests 235

Probing/Connection Set Up for AUX Channel Tests 241

#### AUX Channel Unit Interval Test 243

Test ID 243 Test Overview 243 Test Conditions 243 Measurement Procedure 243 PASS Condition 244 Test References 244 Expected/Observable Results 244

## AUX Channel Eye Test 245

Test ID 245 Test Overview 245 Test Conditions 245 Measurement Procedure 245 PASS Condition 246 Test References 246 Expected/Observable Results 246

## AUX Channel Peak-to-Peak Voltage Test 247

Test ID 247 Test Overview 247 Test Conditions 247 Measurement Procedure 247 PASS Condition 248 Test References 248 Expected/Observable Results 248

## AUX Channel Eye Sensitivity Calibration Test 249

Test ID249Test Overview249Test Conditions249Measurement Procedure249PASS Condition250Test References250Expected/Observable Results250

#### AUX Channel Eye Sensitivity Test 251

Test ID 251 Test Overview 251 Test Conditions 251 Measurement Procedure 251 PASS Condition 251 Test References 252 Expected/Observable Results 252

## 7 DisplayPort 1.2 Inrush Tests

#### **Overview** 254

Test Point for Inrush Tests254Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Inrush Tests255

#### Inrush Energy Power Test 257

Test ID 257 Test Overview 257 Test Conditions 257 Measurement Procedure 257 PASS Condition 257 Test References 258 Expected/Observable Results 258

#### Inrush Peak Current Test 259

Test ID259Test Overview259Test Conditions259Measurement Procedure259PASS Condition259Test References260Expected/Observable Results260

## 8 DisplayPort 1.2 Dual Mode Tests

#### **Overview** 262

Test Point262Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Dual Mode Tests262

#### Setting Up for Dual Mode Tests 265

Probing/Connection Set Up for Dual Mode Tests 268

#### Dual Mode TMDS Clock Duty Cycle Test 269

Test ID269Test Overview269Test Conditions269Measurement Procedure269PASS Condition269Test References270Expected/Observable Results270

#### Dual Mode TMDS Clock Jitter Test 271

Test ID 271 Test Overview 271 Test Conditions 271 Measurement Procedure 271 PASS Condition 271 Test References 272 Expected/Observable Results 272

## Dual Mode Eye Diagram Test 273

Test ID 273 Test Overview 273 Test Conditions 273 Measurement Procedure 273 PASS Condition 274 Test References 275 Expected/Observable Results 275

## Dual Mode Data Jitter Test 276

Test ID276Test Overview276Test Conditions276Measurement Procedure276PASS Condition277Test References277Expected/Observable Results277

### Dual Mode Data Peak-Peak Differential Voltage Test 278

Test ID278Test Overview278Test Conditions278Measurement Procedure278PASS Condition279Test References279Expected/Observable Results279

#### Dual Mode Inter-Pair Skew Test 280

Test ID280Test Overview280Test Conditions280Measurement Procedure280PASS Condition281Test References281Expected/Observable Results281

#### Dual Mode Intra-Pair Skew Test 282

Test ID282Test Overview282Test Conditions282Measurement Procedure282PASS Condition283Test References283Expected/Observable Results283

## 9 DisplayPort 1.3 Source Tests

#### Overview 286

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests 291 Probing/Connection Set Up for DisplayPort 1.3 Source Tests 293

#### Source Eye Diagram Test 294

Test ID 294 Test Overview 294 Test Conditions for Eye Diagram Test 294 Test Setup 295 Measurement Procedure 298 PASS Condition 298 Test References 299 Expected/Observable Results 300

## Source Total Jitter Test 301

Test ID 301 Test Overview 301 Test Conditions for Total Jitter Test 301 Test Setup 302 Measurement Procedure 305 PASS Condition 305 Test References 305 Expected/Observable Results 305

#### Source Non-ISI Jitter Test 306

Test ID 306 Test Overview 306 Test Conditions for Non-ISI Jitter Test 306 Test Setup 307 Measurement Procedure 310 PASS Condition 310 Test References 310 Expected/Observable Results 310

#### Source Non Pre-Emphasis Level Test 311

Test ID 311 Test Overview 311 Test Conditions for Non Pre-Emphasis Level Test 311 Test Setup 312 Measurement Procedure 315 PASS Condition 317 Test References 318 Expected/Observable Results 318

#### Source Pre-Emphasis Level Test 319

Test ID 319 Test Overview 319 Test Conditions for Pre-Emphasis Level Test 320 Test Setup 320 Measurement Procedure 323 PASS Condition 325 Test References 326 Expected/Observable Results 326

#### Source Non Transition Voltage Range Measurement Test 327

Test ID 327 Test Overview 327 Test Conditions for Non-Transition Voltage Range Measurement Test 327 Test Setup 328 Measurement Procedure 331 PASS Condition 333 Test References 333 Expected/Observable Results 333

## Source Peak to Peak Voltage Test 334

Test ID 334 Test Overview 334 Test Conditions for Peak to Peak Voltage Test 334 Test Setup 335 Measurement Procedure 338 PASS Condition 338 Test References 338 Expected/Observable Results 338

#### Source Inter-Pair Skew Test 339

Test ID 339 Test Overview 339 Test Conditions for Inter Pair Skew Test 339 Test Setup 340 Measurement Procedure 343 PASS Condition 343 Test References 344 Expected/Observable Results 344

## Source Main Link Frequency Compliance Test 345

Test ID 345 Test Overview 345 Test Conditions for Main Link Frequency Compliance Test 345 Test Setup 346 Measurement Procedure 349 PASS Condition 350 Test References 350 Expected/Observable Results 350

### Source Spread Spectrum Clocking (SSC) Modulation Frequency Test 351

Test ID 351 Test Overview 351 Test Conditions for SSC Modulation Frequency Test 351 Test Setup 352 Measurement Procedure 355 PASS Condition 355 Test References 356 Expected/Observable Results 356

## Source Spread Spectrum Clocking (SSC) Modulation Deviation Test 357

Test ID 357 Test Overview 357 Test Conditions for SSC Modulation Deviation Test 357 Test Setup 358 Measurement Procedure 361 PASS Condition 362 Test References 362 Expected/Observable Results 362

#### Source Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative) 363

Test ID 363 Test Overview 363 Test Conditions for SSC Deviation HF Variation Test (Informative) 363 Test Setup 364 Measurement Procedure 367 PASS Condition 367 Test References 368 Expected/Observable Results 368

#### Source Eye Diagram Test (TP3\_EQ) 369

369 Test ID Test Overview 369 Test Conditions for Eye Diagram Test (TP3 EQ) 369 Test Setup 370 Measurement Procedure for HBR 373 Measurement Procedure for HBR2 and HBR3 373 375 PASS Condition Test References 377 Expected/Observable Results 378

## Source Total Jitter Test (TP3\_EQ) 379

Test ID 379 Test Overview 379 Test Conditions for Total Jitter Test (TP3\_EQ) 379 Test Setup 380 Measurement Procedure 383 PASS Condition 383 Test References 384 Expected/Observable Results 384

## Source Deterministic Jitter Test (TP3\_EQ) 385

Test ID 385 Test Overview 385 Test Conditions for Deterministic Jitter Test (TP3\_EQ) 385 Test Setup 386 Measurement Procedure 389 PASS Condition 389 Test References 390 Expected/Observable Results 390

#### Source Random Jitter Test (TP3\_EQ) 391

Test ID 391 Test Overview 391 Test Conditions for Random Jitter Test (TP3\_EQ) 391 Test Setup 392 Measurement Procedure 395 PASS Condition 395 Test References 395 Expected/Observable Results 395

#### Source AC Common Mode Test (Informative) 396

Test ID 396 Test Overview 396 Test Conditions for AC Common Mode Test (Informative) 396 Test Setup 397 Measurement Procedure 400 PASS Condition 400 Test References 400 Expected/Observable Results 400

#### Source Intra-Pair Skew Test (Informative) 401

Test ID 401 Test Overview 401 Test Conditions for Intra-Pair Skew Test (Informative) 401 Test Setup 402 Measurement Procedure 405 PASS Condition 405 Test References 405 Expected/Observable Results 406

#### 10 DisplayPort 1.3 Sink Tests

#### **Overview** 408

Test Point Definition for DisplayPort 1.3 Sink Tests408Calibration of Stress Signal409Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Sink Tests410Probing/Connection Set Up for DisplayPort 1.3 Sink Tests412

## Sink Eye Diagram Test 413

Test ID 413 Test Overview 413 Test Conditions for Eye Diagram Test 413 Test Setup 414 Measurement Procedure 417 PASS Condition 417 Test References 419 Expected/Observable Results 420

## Sink Total Jitter Test 421

Test ID 421 Test Overview 421 Test Conditions for Total Jitter Test 421 Test Setup 422 Measurement Procedure 425 PASS Condition 425 Test References 426 Expected/Observable Results 426

#### Sink Non-ISI Jitter Test 427

Test ID 427 Test Overview 427 Test Conditions for Sink Non-ISI Jitter Test 427 Test Setup 428 Measurement Procedure 431 PASS Condition 431 Test References 432 Expected/Observable Results 432

#### 11 DisplayPort 1.3 Cable Tests

#### **Overview** 434

Test Point Definition for DisplayPort 1.3 Cable Tests434Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Cable Tests436Probing/Connection Set Up for DisplayPort 1.3 Cable Tests437

#### Cable Eye Diagram Test 438

Test ID 438 Test Overview 438 Test Conditions for Eye Diagram Test 438 Test Setup 439 Measurement Procedure 442 PASS Condition 442 Test References 443 Expected/Observable Results 443

#### Cable Total Jitter Test 444

Test ID 444 Test Overview 444 Test Conditions for Total Jitter Test 444 Test Setup 445 Measurement Procedure 448 PASS Condition 448 Test References 448 Expected/Observable Results 448

#### Cable Non-ISI Jitter Test 449

Test ID 449 Test Overview 449 Test Conditions for Non-ISI Jitter Test 449 Test Setup 450 Measurement Procedure 453 PASS Condition 453 Test References 453 Expected/Observable Results 453

## 12 DisplayPort 1.3 AUX Channel Tests

#### **Overview** 456

Test Point for AUX Channel Tests 456 Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 AUX Channel Tests 456

## Setting Up for AUX PHY and Inrush Tests 459

Probing/Connection Set Up for AUX Channel Tests 465

#### AUX Channel Unit Interval Test 467

Test ID 467 Test Overview 467 Test Conditions 467 Measurement Procedure 467 PASS Condition 468 Test References 468 Expected/Observable Results 468

#### AUX Channel Eye Test 469

Test ID 469 Test Overview 469 Test Conditions 469 Measurement Procedure 469 PASS Condition 470 Test References 470 Expected/Observable Results 470

## AUX Channel Peak-to-Peak Voltage Test 471

Test ID 471 Test Overview 471 Test Conditions 471 Measurement Procedure 471 PASS Condition 472 Test References 472 Expected/Observable Results 472

## AUX Channel Eye Sensitivity Calibration Test 473

Test ID 473 Test Overview 473 Test Conditions 473 Measurement Procedure 473 PASS Condition 474 Test References 474 Expected/Observable Results 474

## AUX Channel Eye Sensitivity Test 475

Test ID 475 Test Overview 475 Test Conditions 475 Measurement Procedure 475 PASS Condition 475 Test References 476 Expected/Observable Results 476

## 13 DisplayPort 1.3 Inrush Tests

#### **Overview** 478

Test Point478Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Inrush Tests479

#### Inrush Energy Power Test 481

Test ID 481 Test Overview 481 Test Conditions 481 Measurement Procedure 481 PASS Condition 481 Test References 482 Expected/Observable Results 482

#### Inrush Peak Current Test 483

Test ID 483 Test Overview 483 Test Conditions 483 Measurement Procedure 483 PASS Condition 483 Test References 484 Expected/Observable Results 484

## 14 DisplayPort 1.3 Dual Mode Tests

#### **Overview** 486

Test Point 486 Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Dual Mode Tests 487

#### Setting Up for Dual Mode Tests 490

Probing/Connection Set Up for Dual Mode Tests 493

## Dual Mode TMDS Clock Duty Cycle Test 494

Test ID 494 Test Overview 494 Test Conditions 494 Measurement Procedure 494 PASS Condition 494 Test References 495 Expected/Observable Results 495

#### Dual Mode TMDS Clock Jitter Test 496

Test ID 496 Test Overview 496 Test Conditions 496 Measurement Procedure 496 PASS Condition 496 Test References 497 Expected/Observable Results 497

#### **Dual Mode Eye Diagram Test** 498

Test ID 498 Test Overview 498 Test Conditions 498 Measurement Procedure 498 PASS Condition 499 Test References 500 Expected/Observable Results 500

#### Dual Mode Data Jitter Test 501

Test ID501Test Overview501Test Conditions501Measurement Procedure501PASS Condition502Test References502Expected/Observable Results502

## Dual Mode Data Peak-Peak Differential Voltage Test 503

Test ID503Test Overview503Test Conditions503Measurement Procedure503PASS Condition504Test References504Expected/Observable Results504

#### Dual Mode Inter-Pair Skew Test 505

Test ID505Test Overview505Test Conditions505Measurement Procedure505PASS Condition506Test References506Expected/Observable Results506

#### Dual Mode Intra-Pair Skew Test 507

Test ID 507 Test Overview 507 Test Conditions 507 Measurement Procedure 507 PASS Condition 508 Test References 508 Expected/Observable Results 508

## 15 MyDP 1.0 Source Tests

#### **Overview** 510

Test Point Definition for MyDP 1.0 Source Tests512Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 SourceTests513Probing/Connection Set Up for MyDP 1.0 Source Tests515

#### Source Eye Diagram Test 516

Test ID 516 Test Overview 516 Test Conditions for Eye Diagram Test 516 Test Setup 517 Measurement Procedure 520 PASS Condition 520 Test References 521 Expected/Observable Results 522

#### Source Total Jitter Test 523

Test ID 523 Test Overview 523 Test Conditions for Total Jitter Test 523 Test Setup 524 Measurement Procedure 527 PASS Condition 527 Test References 527 Expected/Observable Results 527

## Source Non-ISI Jitter Test 528

Test ID 528 Test Overview 528 Test Conditions for Non-ISI Jitter Test 528 Test Setup 529 Measurement Procedure 532 PASS Condition 532 Test References 532 Expected/Observable Results 532

## Source Non Pre-Emphasis Level Test 533

Test ID 533 Test Overview 533 Test Conditions for Non Pre-Emphasis Level Test 533 Test Setup 534 Measurement Procedure 537 PASS Condition 539 Test References 540 Expected/Observable Results 540

#### Source Pre-Emphasis Level Differential Tests 541

Test ID 541 Test Overview 541 Test Conditions for Pre-Emphasis Level Test 541 Test Setup 542 Measurement Procedure 545 PASS Condition 547 Test References 548 Expected/Observable Results 548

## Source Non Transition Voltage Range Measurement Test 549

Test ID 549 Test Overview 549 Test Conditions for Non Transition Voltage Range Measurement Test 549 Test Setup 550 Measurement Procedure 553 PASS Condition 555 Test References 555 Expected/Observable Results 555

#### Source Peak to Peak Voltage Test 556

Test ID 556 Test Overview 556 Test Conditions for Peak to Peak Voltage Test 556 Test Setup 557 Measurement Procedure 560 PASS Condition 560 Test References 560 Expected/Observable Results 560

## Source Main Link Frequency Compliance Test 561

Test ID 561 Test Overview 561 Test Conditions for Main Link Frequency Compliance Test 561 Test Setup 562 Measurement Procedure 565 PASS Condition 566 Test References 566 Expected/Observable Results 566

#### Source Spread Spectrum Clocking (SSC) Modulation Frequency Test 567

Test ID 567 Test Overview 567 Test Conditions for SSC Modulation Frequency Test 567 Test Setup 568 Measurement Procedure 571 PASS Condition 571 Test References 572 Expected/Observable Results 572

#### Source Spread Spectrum Clocking (SSC) Modulation Deviation Test 573

Test ID 573 Test Overview 573 Test Conditions for SSC Modulation Deviation Test 573 Test Setup 574 Measurement Procedure 577 PASS Condition 578 Test References 578 Expected/Observable Results 578

### Source Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative) 579

Test ID 579 Test Overview 579 Test Conditions for SSC Deviation HF Variation Test (Informative) 579 Test Setup 580 Measurement Procedure 583 PASS Condition 583 Test References 584 Expected/Observable Results 584

## Post-Cursor 2 Verification Test (Informative) 585

Test ID 585 585 Test Overview Test Conditions for Post-Cursor 2 Verification Test (Informative) 585 Test Setup 586 589 Measurement Procedure PASS Condition 590 Test References 590 Expected/Observable Results 590

#### Eye Diagram Test (TP3\_EQ) 591

Test ID 591 Test Overview 591 Test Conditions for Eye Diagram Test (TP3\_EQ) 591 Test Setup 592 Measurement Procedure for HBR 595 595 Measurement Procedure for HBR2 PASS Condition 597 Test References 599 599 Expected/Observable Results

#### Total Jitter Test (TP3\_EQ) 600

Test ID 600 Test Overview 600 Test Conditions for Total Jitter Test (TP3\_EQ) 600 Test Setup 601 Measurement Procedure 604 PASS Condition 604 Test References 605 Expected/Observable Results 605

## Deterministic Jitter Test (TP3\_EQ) 606

Test ID 606 Test Overview 606 Test Conditions for Deterministic Jitter Test (TP3\_EQ) 606 Test Setup 607 Measurement Procedure 610 PASS Condition 610 Test References 611 Expected/Observable Results 611

#### Random Jitter Test (TP3\_EQ) 612

Test ID 612 Test Overview 612 Test Conditions for Random Jitter Test (TP3\_EQ) 612 Test Setup 613 Measurement Procedure 616 PASS Condition 616 Test References 616 Expected/Observable Results 616

#### AC Common Mode Test (Informative) 617

Test ID 617 Test Overview 617 Test Conditions for AC Common Mode Test (Informative) 617 Test Setup 618 Measurement Procedure 621 PASS Condition 621 Test References 621 Expected/Observable Results 621

#### Intra-Pair Skew Test (Informative) 622

Test ID 622 Test Overview 622 Test Conditions for Intra-Pair Skew Test (Informative) 622 Test Setup 623 Measurement Procedure 626 PASS Condition 626 Test References 627 Expected/Observable Results 627

## 16 MyDP 1.0 Sink Tests

#### **Overview** 630

Test Point Definition for DisplayPort MyDP 1.0 Sink Tests630Calibration of Stress Signal631Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Sink Tests632Probing/Connection Set Up for MyDP 1.0 Sink Tests633

#### Sink Eye Diagram Test 634

Test ID 634 Test Overview 634 Test Conditions for Eye Diagram Test 634 Test Setup 635 Measurement Procedure 638 PASS Condition 638 Test References 640 Expected/Observable Results 640

#### Sink Total Jitter Test 641

Test ID 641 Test Overview 641 Test Conditions for Total Jitter Test 641 Test Setup 642 Measurement Procedure 645 PASS Condition 645 Test References 646 Expected/Observable Results 646

#### Sink Non-ISI Jitter Tests 647

Test ID 647 Test Overview 647 Test Conditions for Non-ISI Jitter Test 647 Test Setup 648 Measurement Procedure 651 PASS Condition 651 Test References 652 Expected/Observable Results 652

## 17 MyDP 1.0 Cable Tests

#### **Overview** 654

Test Point Definition for MyDP 1.0 Cable Tests654Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Cable Tests656Probing/Connection Set Up for MyDP 1.0 Cable Tests657

## Cable Eye Diagram Test 658

Test ID 658 Test Overview 658 Test Conditions for Eye Diagram Test 658 Test Setup 659 Measurement Procedure 662 PASS Condition 662 Test References 663 Expected/Observable Results 663

#### Cable Total Jitter Test 664

Test ID 664 Test Overview 664 Test Conditions for Total Jitter Test 664 Test Setup 665 Measurement Procedure 668 PASS Condition 668 Test References 668 Expected/Observable Results 668

#### Cable Non-ISI Jitter Test 669

Test ID 669 Test Overview 669 Test Conditions for Non-ISI Jitter Test 669 Test Setup 670 Measurement Procedure 673 PPASS Condition 673 Test References 673 Expected/Observable Results 673

## 18 MyDP 1.0 AUX Channel Tests

## **Overview** 676

Test Point for MyDP 1.0 AUX Channel Tests676Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 AUX Channel Tests676

#### Setting Up for AUX PHY and Inrush Tests 679

Probing/Connection Set Up for AUX Channel Tests 685

## AUX Channel Unit Interval Test 687

Test ID 687 Test Overview 687 Test Conditions 687 Measurement Procedure 687 PASS Condition 688 Test References 688 Expected/Observable Results 688

#### AUX Channel Eye Test 689

Test ID 689 Test Overview 689 Test Conditions 689 Measurement Procedure 689 PASS Condition 690 Test References 690 Expected/Observable Results 690

#### AUX Channel Peak-to-Peak Voltage Test 691

Test ID691Test Overview691Test Conditions691Measurement Procedure691PASS Condition692Test References692Expected/Observable Results692

#### AUX Channel Eye Sensitivity Calibration Test 693

Test ID 693 Test Overview 693 Test Conditions 693 Measurement Procedure 693 PASS Condition 694 Test References 694 Expected/Observable Results 694

## AUX Channel Eye Sensitivity Test 695

Test ID695Test Overview695Test Conditions695Measurement Procedure695PASS Condition695Test References696Expected/Observable Results696

## 19 MyDP 1.0 Inrush Tests

### **Overview** 698

Test Point for MyDP 1.0 Inrush Tests698Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Inrush Tests699

#### Inrush Energy Power Test 701

Test ID701Test Overview701Test Conditions701Measurement Procedure701PASS Condition701Test References701Expected/Observable Results702

#### Inrush Peak Current Test 703

Test ID703Test Overview703Test Conditions703Measurement Procedure703PASS Condition703Test References703Expected/Observable Results704

## 20 SlimPort Source Tests

## **Overview** 706

Test Point Definition for SlimPort Source Tests709Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests710Probing/Connection Set Up for SlimPort Source Tests712

#### Source Eye Diagram Test 713

Test ID 713 Test Overview 713 Test Conditions for Eye Diagram Test 713 Test Setup 714 Measurement Procedure 717 PASS Condition 717 Test References 718 Expected/Observable Results 719

## Source Total Jitter Test 720

Test ID720Test Overview720Test Conditions for Total Jitter Test720Test Setup721Measurement Procedure724PASS Condition724Test References724Expected/Observable Results724

#### Source Non-ISI Jitter Test 725

Test ID 725 Test Overview 725 Test Conditions for Non-ISI Jitter Test 725 Test Setup 726 Measurement Procedure 729 PASS Condition 729 Test References 729 Expected/Observable Results 729

#### Source Non Pre-Emphasis Level Test 730

Test ID 730 Test Overview 730 Test Conditions for Non Pre-Emphasis Level Test 730 Test Setup 731 Measurement Procedure 734 PASS Condition 736 Test References 737 Expected/Observable Results 737

#### Source Pre-Emphasis Level Test 738

Test ID 738 Test Overview 738 Test Conditions for Pre-Emphasis Level Test 738 Test Setup 739 Measurement Procedure 742 PASS Condition 744 Test References 745 Expected/Observable Results 745

#### Source Non Transition Voltage Range Measurement Test 746

Test ID 746 Test Overview 746 Test Conditions for Non Transition Voltage Range Measurement Test 746 Test Setup 747 Measurement Procedure 750 PASS Condition 752 Test References 752 Expected/Observable Results 752

## Source Peak to Peak Voltage Test 753

Test ID 753 Test Overview 753 Test Conditions for Peak to Peak Voltage Test 753 Test Setup 754 Measurement Procedure 757 PASS Condition 757 Test References 757 Expected/Observable Results 757

#### Source Main Link Frequency Compliance Test 758

Test ID 758 Test Overview 758 Test Conditions for Main Link Frequency Compliance Test 758 Test Setup 759 Measurement Procedure 762 PASS Condition 763 Test References 763 Expected/Observable Results 763

## Source Spread Spectrum Clocking (SSC) Modulation Frequency Test 764

Test ID 764 Test Overview 764 Test Conditions for SSC Modulation Frequency Test 764 Test Setup 765 Measurement Procedure 768 PASS Condition 768 Test References 769 Expected/Observable Results 769

#### Source Spread Spectrum Clocking (SSC) Modulation Deviation Test 770

Test ID770Test Overview770Test Conditions for SSC Modulation Deviation Test770Test Setup771Measurement Procedure774PASS Condition775Test References775Expected/Observable Results775

#### Source Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative) 776

Test ID 776 Test Overview 776 Test Conditions for SSC Deviation HF Variation Test (Informative) 776 Test Setup 777 Measurement Procedure 780 PASS Condition 780 Test References 781 Expected/Observable Results 781

#### Post-Cursor 2 Verification Test (Informative) 782

Test ID 782 Test Overview 782 Test Conditions for Post-Cursor 2 Verification Test 782 Test Setup 783 Measurement Procedure 786 PASS Condition 787 Test References 787 Expected/Observable Results 787

#### Eye Diagram Test (TP3\_EQ) 788

Test ID 788 Test Overview 788 Test Conditions for Eye Diagram Test (TP3 EQ) 788 Test Setup 789 792 Measurement Procedure for HBR and HBR25 Measurement Procedure for HBR2 792 794 PASS Condition Test References 796 Expected/Observable Results 796

#### Total Jitter Test (TP3\_EQ) 797

Test ID 797 Test Overview 797 Test Conditions for Total Jitter Test (TP3\_EQ) 797 Test Setup 798 Measurement Procedure 801 PASS Condition 801 Test References 802 Expected/Observable Results 802

## Deterministic Jitter Test (TP3\_EQ) 803

Test ID 803 Test Overview 803 Test Conditions for Deterministic Jitter Test (TP3\_EQ) 803 Test Setup 804 Measurement Procedure 807 PASS Condition 807 Test References 808 Expected/Observable Results 808

#### Random Jitter Test (TP3\_EQ) 809

Test ID 809 Test Overview 809 Test Conditions for Random Jitter Test (TP3\_EQ) 809 Test Setup 810 Measurement Procedure 813 PASS Condition 813 Test References 813 Expected/Observable Results 813

#### AC Common Mode Test (Informative) 814

Test ID 814 Test Overview 814 Test Conditions for AC Common Mode Test (Informative) 814 Test Setup 815 Measurement Procedure 818 PASS Condition 818 Test References 818 Expected/Observable Results 818

## Intra-Pair Skew Test (Informative) 819

Test ID 819 Test Overview 819 Test Conditions for Intra-Pair Skew Test (Informative) 819 Test Setup 820 Measurement Procedure 823 PASS Condition 823 Test References 824 Expected/Observable Results 824

## 21 SlimPort Sink Tests

## **Overview** 826

Test Point Definition for SlimPort Sink Tests826Calibration of Stress Signal827Setting Up the DisplayPort Compliance Test Application for SlimPort Sink Tests828Probing/Connection Set Up for SlimPort Sink Tests829

## Sink Eye Diagram Test 830

Test ID 830 Test Overview 830 Test Conditions for Eye Diagram Test 830 Test Setup 831 Measurement Procedure 834 PASS Condition 834 Test References 836 Expected/Observable Results 836

## Sink Total Jitter Test 837

Test ID 837 Test Overview 837 Test Conditions for Total Jitter Test 837 Test Setup 838 Measurement Procedure 841 PASS Condition 841 Test References 842 Expected/Observable Results 842

## Sink Non-ISI Jitter Test 843

Test ID 843 Test Overview 843 Test Conditions for Non-ISI Jitter Test 843 Test Setup 844 Measurement Procedure 847 PASS Condition 847 Test References 848 Expected/Observable Results 848

## 22 SlimPort Cable Tests

## **Overview** 850

Test Point Definition for SlimPort Cable Tests850Setting Up the DisplayPort Compliance Test Application for SlimPort Cable Tests852Probing/Connection Set Up for SlimPort Cable Tests853

#### Cable Eye Diagram Test 854

Test ID 854 Test Overview 854 Test Conditions for Eye Diagram Test 854 Test Setup 855 Measurement Procedure: 858 PASS Condition 858 Test References 859 Expected/Observable Results 859

#### Cable Total Jitter Test 860

Test ID 860 Test Overview 860 Test Conditions for Total Jitter Test 860 Test Setup 861 Measurement Procedure 864 PASS Condition 864 Test References 864 Expected/Observable Results 864

#### Cable Non-ISI Jitter Test 865

Test ID865Test Overview865Test Conditions for Non-ISI Jitter Test865Test Setup866Measurement Procedure869PASS Condition869Test References869Expected/Observable Results869

## 23 SlimPort AUX Channel Tests

#### **Overview** 872

Test Point for SlimPort AUX Channel Tests872Setting Up the DisplayPort Compliance Test Application for SlimPort AUX Channel Tests872

### Setting Up for AUX PHY and Inrush Tests 875

Probing/Connection Set Up for AUX Channel Tests 881

#### AUX Channel Unit Interval Test 883

Test ID 883 Test Overview 883 Test Conditions 883 Measurement Procedure 883 PASS Condition 884 Test References 884 Expected/Observable Results 884

#### AUX Channel Eye Test 885

Test ID 885 Test Overview 885 Test Conditions 885 Measurement Procedure 885 PASS Condition 886 Test References 886 Expected/Observable Results 886

#### AUX Channel Peak-to-Peak Voltage Test 887

Test ID887Test Overview887Test Conditions887Measurement Procedure887PASS Condition888Test References888Expected/Observable Results888

## AUX Channel Eye Sensitivity Calibration Test 889

Test ID889Test Overview889Test Conditions889Measurement Procedure889PASS Condition890Test References890Expected/Observable Results890

## AUX Channel Eye Sensitivity Test 891

Test ID 891 Test Overview 891 Test Conditions 891 Measurement Procedure 891 PASS Condition 891 Test References 892 Expected/Observable Results 892

## 24 SlimPort Inrush Tests

#### **Overview** 894

Test Point894Setting Up the DisplayPort Compliance Test Application for SlimPort Inrush Tests895

#### Inrush Energy Power Test 897

Test ID 897 Test Overview 897 Test Conditions 897 Measurement Procedure 897 PASS Condition 897 Test References 898 Expected/Observable Results 898

## Inrush Peak Current Test 899

Test ID899Test Overview899Test Conditions899Measurement Procedure899PASS Condition899Test References900Expected/Observable Results900

## 25 Calibrating the Infiniium Oscilloscope

To Run the Self Calibration	902	
Internal or Self Calibration	903	
Probe Calibration and De-ske	<b>ew</b> 907	
Differential SMA Probe Head	Attenuation/Offset Calibration	907
Differential SMA Probe Head	Skew Calibration 911	
Differential Socketed Probe H	lead Atten/Offset Calibration	911
Differential Socketed Probe H	lead Skew Calibration 915	

## A DisplayPort AUX Channel Cookbook for Tx Automated Test

AUX Channel and Hot Plug Detect (HPD) 918

#### **DPTC Controller** 919

## Automated Test Sequence 920

 OPTION 1
 920

 OPTION 2
 924

Index

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 1 Installing the DisplayPort Electrical Performance Compliance Test Application

Installing the Software / 48 Installing the License Key / 49

If you purchased the U7232D DisplayPort Electrical Performance Compliance Test Application, you need to install the software and license key.



## Installing the Software

- 1 Make sure you have the minimum version of Infiniium oscilloscope software (see the U7232D test application release notes) by choosing **Help>About Infiniium...** from the main menu.
- 2 To obtain the DisplayPort Electrical Performance Compliance Test Application, go to Keysight website: http://www.keysight.com/find/scope-apps-sw.




Figure 1 Keysight website for software Downloads

3 Search the list on this web page for the link to the U7232D DisplayPort Electrical Performance Compliance Test Application. Click the appropriate link and follow the instructions to download and install the application.

## Installing the License Key

- Request a license code from Keysight by following the instructions on the Entitlement Certificate.
   You will need the oscilloscope's "Option ID Number", which you can find in the Help>About Infinitum... dialog box.
- 2 After you receive your license code from Keysight, choose Utilities>Install Legacy Licenses....
- 3 In the Install Option License dialog, enter your license code and click Install License.
- 4 Click **OK** in the dialog that tells you to restart the Infiniium oscilloscope application software to complete the license installation.
- 5 Click **Close** to close the Install Option License dialog.
- 6 Choose File>Exit.
- 7 Restart the Infiniium oscilloscope application to complete the license installation.

1 Installing the DisplayPort Electrical Performance Compliance Test Application

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

## 2 Preparing to Take Measurements

Calibrating the Oscilloscope / 52 Starting the DisplayPort Electrical Performance Compliance Test Application / 53 Online Help Topics / 55

Before running the DisplayPort automated tests, you must acquire the appropriate test fixtures, and you should calibrate the oscilloscope and probe. After the oscilloscope and probe have been calibrated, you are ready to start the DisplayPort Electrical Performance Compliance Test Application and perform the measurements.



#### 2 Preparing to Take Measurements

## Calibrating the Oscilloscope

If you haven't already calibrated the oscilloscope and probe, see Chapter 25, "Calibrating the Infiniium Oscilloscope.

NOTE	If the ambient temperature changes more than 5 degrees Celsius from the calibration temperature, internal calibration should be performed again. The delta between the calibration temperature and the present operating temperature is shown in the <b>Utilities&gt;Calibration</b> menu.
NOTE	If you switch cables between channels or other oscilloscopes, it is necessary to perform cable and probe calibration again. Keysight recommends that, once calibration is performed, you label the cables with the channel on which they were calibrated.


## Starting the DisplayPort Electrical Performance Compliance Test Application

DisplayPort Test App.

Analyze Utilities Demos Help Analysis Browser... Quick Jitter Quick Eye Diagrams Histogram... Mask Test... Automated Test Apps U7232D DisplayPort Test App Measurement Analysis (EZJIT)... Jitter/Noise (EZJIT Complete)... RTEye/Clock Recovery (SDA)... Equalization... CrossTalk...

1 From the Infiniium oscilloscope's main menu, choose Analyze>Automated Test Apps>U7232D

DisplayPort -- DisplayPort 1\* - - -File View Tools Help 🗅 📽 🔚 | 🖬 🟴 ቩ 🗀 | Task Flow Set Up Select Tests | Configure | Connect | Run Tests | Automation | Results | Html Report | DisplayPort Compliance Test Application Set Up Source Tests Setup J **Test Specification** Test Selection Select Tests Physical Layer Tests Test Setup τl C AUX PHY and Inrush Tests Test Setup Incomplete.. O Dual Mode Tests Configure Show Normative Tests Only Connect DisplayPort Test Controller UnigrafDPTC • Enable Automation Configure Script File: C:\Program Files (x86)\Keysight\Infiniium\App Browse Run Tests AUX Channel Controller Mode Standard DP Test Mode Link Training Mode Launch GUI 🗸 0 Tests Follow instructions to describe your test environment Connection: UNKNOWN



## NOTE

If DisplayPort Test does not appear in the Automated Test Apps menu, the DisplayPort Electrical Performance Compliance Test Application has not been installed (see Chapter 1, "Installing the DisplayPort Electrical Performance Compliance Test Application).

Figure 2 shows the DisplayPort Electrical Performance Compliance Test Application main window. The task flow pane, and the tabs in the main pane, show the steps you take in running the automated tests:

Tab	Description
Set Up	Lets you select your setup options. Allows you to setup by device type, test type, fixture type and connection type.
Select Tests	Lets you select the tests you want to run. The tests are organized hierarchically, so you can select all tests in a group. After tests are run, status indicators show which tests have passed, failed, or not been run, and there are indicators for the test groups.
Configure	Lets you enter information about the device being tested and configure test parameters (like memory depth). This information appears in the HTML report.
Connect	Shows you how to connect the oscilloscope to the device under test for the tests to be run.
Run Tests	Starts the automated tests. If the connections to the device under test need to be changed while multiple tests are running, the tests pause, show you how to change the connection, and wait for you to confirm that the connections have been changed before continuing.
Automation	Enables construction of automated script of commands that drive the functionality of the test application.
Results	Contains more detailed information about the tests that have been run. You can change the thresholds at which marginal or critical warnings appear.
HTML Report	Shows a compliance test report that can be printed.

## **Online Help Topics**

For information on using the DisplayPort Electrical Performance Compliance Test Application, see the Online Help (which you can access by choosing **Help>Contents...** from the application's main menu).

The DisplayPort Electrical Performance Compliance Test Application's Online Help describes:

- Starting the DisplayPort Compliance Test Application
  - $\cdot~$  To view/minimize the task flow pane
  - To view/hide the toolbar
- Creating or Opening a Test Project
  - To set load preferences
- Compliance Limits
  - To Activate/Refresh Limit Set
  - To Create/Edit Limit Set
- Setting Up the Precision Probe/Cable
- Setting Up Switch Matrix
- Setting Up the Test Environment
  - Test Setup
  - DisplayPort Test Controller
- Selecting Tests
- Configuring Tests
- · Connecting the Oscilloscope to the DUT
- Running Tests
  - To select the Store Mode
  - To run multiple times
  - To send email on pauses or stops
  - To pause or stop on events
  - · To specify the event
  - To set the display preferences
  - To set the run preferences
- Automating the Application
- Viewing Results
  - To delete trials from the results
  - To show reference images and flash mask hits
  - To change margin thresholds
  - To change the test display order
  - To set trial display preferences
- · Viewing/Exporting/Printing the Report
  - To export the report
  - To print the report
  - To set HTML Report preferences
- Understanding the Report
- Saving Test Projects
  - To set AutoRecovery preferences

- User Defined Add-Ins
  - To install an add-in
  - To remove an add-in
- Controlling the Application via a Remote PC
  - To check for the App Remote license
  - To identify the remote interface version
  - To enable the remote interface
  - To enable remote interface hints
- Using a Second Monitor

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 3 DisplayPort 1.2 Source Tests

Overview / 58 Source Eye Diagram Test / 64 Source Total Jitter Test / 71 Source Non ISI Jitter Test / 76 Source Non Pre-Emphasis Level Test / 81 Source Pre-Emphasis Level Test / 89 Source Non Transition Voltage Range Measurement Test / 97 Source Peak to Peak Voltage Test / 104 Source Inter Pair Skew Test / 109 Source Main Link Frequency Compliance Test / 115 Spread Spectrum Clocking (SSC) Modulation Frequency Test / 121 Spread Spectrum Clocking (SSC) Modulation Deviation Test / 127 Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative) / 133 Source Post-Cursor 2 Verification Test (Informative) / 139 Source Eye Diagram Test (TP3\_EQ) / 145 Source Total Jitter Test (TP3\_EQ) / 154 Source Deterministic Jitter Test (TP3\_EQ) / 160 Source Random Jitter Test (TP3\_EQ) / 166 Source AC Common Mode Test (Informative) / 171 Source Intra-Pair Skew Test (Informative) / 176

This section provides the guidelines for source eye diagram differential tests using a Keysight 13 GHz or greater Infiniium oscilloscope, 1168A or 1169A probes, and the DisplayPort Electrical Performance Compliance Test Application.



#### 3 DisplayPort 1.2 Source Tests

## Overview

This section describes the normative and informative main link physical layer tests for compliance verification of DisplayPort 1.2 source, sink and cable devices.

#### Test Point Definition for DisplayPort 1.2 (1.2b) Tests

Five different test points are identified for the physical layer measurement. See Figure 3






Table 1 defines the Test Points used for various DisplayPort 1.2 Tests:

#### Table 1 Test Points for DisplayPort Tests

Test Point	Description
TP1	At the pins of the Transmitter Device
TP2	At the test interface on a test access fixture as close as possible to the DP mated connection to a Source device
TP3	At the test interface on a test access fixture as close as possible to the DP mated connection to a Sink device
TP3_EQ	<ul> <li>At TP3, when a defined cable model with equalizer is applied. There are two defined cable models:</li> <li>Worst Cable Model as defined in VESA DisplayPort 1.2a Standard,</li> <li>Zero length, zero loss cable. The equalizer is also defined in VESA DisplayPort 1.2a Standard</li> </ul>
TP4	At the pins of a receiving device

#### Cable Models

The two cable models defined in VESA DisplayPort 1.2a Standard are:

- 1 Worst Case Cable Model—To achieve the TP3\_EQ signal with the worst case cable model:
- Acquire the signal at TP2.
- Embed the TP2 signal with a "worst case" HBR cable model using an InfiniiSim Waveform Transformation Toolset software to emulate the insertion loss as defined in Figure 4-10 of the VESA DisplayPort 1.2a Standard.
  - For the DisplayPort Compliance Test Application, the "*CIC\_revOp6.s4p*" cable model transfer function is used.

- Finally, apply the HBR or HBR2 equalization using the Serial Data Equalization software as defined in Figure 3-40 (for HBR) and Figure 3-41 (for HBR2) of the VESA DisplayPort 1.2a Standard.
- 2 Zero Length Cable Model—To achieve the TP3\_EQ signal with the zero length cable model:
- Acquire the signal at TP2.
- No cable model is embedded for the Zero Length cable model.
- Finally, apply the HBR or HBR2 equalization using the Serial Data Equalization software as defined in Figure 3-40 (for HBR) and Figure 3-41 (for HBR2) of the VESA DisplayPort 1.2a Standard.

#### Equalization

When equalization is required, use the CTLE (Continuous Time Linear Equalization) transfer function, as given in Figure 3-40 (for HBR) and Figure 3-41 (for HBR2) of the VESA DisplayPort 1.2a Standard.

For main link, use the CTLE model with the following transfer function for HBR (2.7 Gbps):

#### The HBR Reference Equalizer transfer function is given by

$$H(s) = \frac{\omega_{p1}\omega_{p2}}{\omega_z} \cdot \frac{s + \omega_z}{(s + \omega_{p1})(s + \omega_{p2})}$$

which has magnitude given by

$$|H(j\omega)| = \frac{\omega_{p1}\omega_{p2}}{\omega_z} \cdot \frac{\sqrt{\omega^2 + \omega_z^2}}{\sqrt{\omega^2 + \omega_{p1}^2} \cdot \sqrt{\omega^2 + \omega_{p2}^2}}$$

where

$$\begin{split} \omega_{z} &= 2\pi (0.725 \times 10^{9}) \\ \omega_{p1} &= 2\pi (1.35 \times 10^{9}) \\ \omega_{p2} &= 2\pi (2.5 \times 10^{9}) \end{split}$$

Figure 4 Transfer Function of the CTLE model for HBR

#### Table 2 CTLE Model for HBR

CTLE Parameter	Worst Case Cable Model	Zero Length Cable Model
Gain	1.0	1.0
Zero Frequency	0.725 GHz	0.725 GHz
Pole 1 Frequency	1.35 GHz	1.35 GHz
Pole 2 Frequency	2.5 GHz	2.5 GHz

For main link, use the CTLE model with the following transfer function for HBR2 (5.4 Gbps):

The HBR2 Reference Equalizer transfer function is given by

$$H(s) = \frac{\omega_{p1}\omega_{p2}\omega_{p3}}{\omega_z} \cdot \frac{s + \omega_z}{(s + \omega_{p1})(s + \omega_{p2})(s + \omega_{p3})}$$

which has magnitude given by

$$|H(j\omega)| = \frac{\omega_{p1}\omega_{p2}\omega_{p3}}{\omega_z} \cdot \frac{\sqrt{\omega^2 + \omega_z^2}}{\sqrt{\omega^2 + \omega_{p1}^2} \cdot \sqrt{\omega^2 + \omega_{p2}^2} \cdot \sqrt{\omega^2 + \omega_{p3}^2}}$$

where

 $\omega z = 2\pi (0.64 \times 10^9)$  for upstream device compliance

and  

$$\omega p 1 = 2\pi (2.7 \times 10^9)$$
  
 $\omega p 2 = 2\pi (4.5 \times 10^9)$   
 $\omega p 3 = 2\pi (13.5 \times 10^9)$ 

Figure 5 Transfer Function of the CTLE model for HBR2

#### Table 3 CTLE Model for HBR2

CTLE Parameter	Worst Case Cable Model	Zero Length Cable Model
Gain	1.0	1.0
Zero Frequency	0.64 GHz	0.64 GHz
Pole 1 Frequency	2.7 GHz	2.7 GHz
Pole 2 Frequency	4.5 GHz	4.5 GHz
Pole 3 Frequency	13.5 GHz	13.5 GHz

#### **Clock Recovery**

When Clock Recovery is required, the clock recovery technique follows the definition of the receiver PLL as defined in Section 3.5.3.5 of the VESA DisplayPort 1.2a Standard. For main link, use the second-order clock recovery function with a closed loop tracking bandwidth and damping factor, with respect to the PRBS7 pattern, as shown in Table 4:

#### Table 4 Main Link Second-Order Clock Recovery Function

Bit Rate	Band wid th	Damping Factor
HBR2 (5.4 Gbps)	10 MHz	1.00
HBR (2.7 Gbps)	10 MHz	1.51
RBR (1.62 Gbps)	5.4 MHz	1.51

Test Point Definition for DisplayPort 1.2 (1.2b) Source Tests

Test the Source DUT at Test Point 2 (TP2) as shown in Figure 6. Unless specifically stated under the Test Conditions, all supported lanes for the DUT shall be evaluated:




Figure 6 Test Point 2 Connection for DisplayPort 1.2 Source Tests

Table 5 defines the test point fixtures and instruments used for DisplayPort 1.2 (1.2b) Source Tests:

Table 5	Test Point Fixtures and	Instruments fo	or DisplayPort 1	.2 Source Tests
---------	-------------------------	----------------	------------------	-----------------

Test Requirement	Device Used
Test Point Access Fixture	DisplayPort Test Point Adapter For DisplayPort Connector Wilder Technologies DP-TPA-P* W2641B DisplayPort Test Point Access Adapter For mini DisplayPort Connector Wilder Technologies mDP-TPA-P* Luxshare ICT mDP Plug (mDP-TPA-P)** Luxshare ICT mDP Plug (mDP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters. **Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Point Adapters.
Signal Analyzer	Infiniium Series Oscilloscope

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.
- 3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 7)

🖾 DisplayPort D	DisplayPort 1 *	
File View Tools	5 Help	
🗅 📽 🖬   🖬 '		
Task Flow 🔔	Set Up Select Tests Configure Connect Run Tests Automation	Results Html Report
Set Up	DisplayPort Compliance Test Application	
	Source Tests Setup	
Select Tests	Test Specification Test Selection	
Select Tests	Physical Layer Tests     AllX PHY and Inrush Tests	Test Setup
$\mathbf{V}$	C AUX PHY and Inrush Tests     O Dual Mode Tests	Test Setup Incomplete
Configure		
	Show Normative Tests Only	
<b>V</b>		
Connect	DisplayPort Test Controller UnigrafDPTC	Enable Automation
$\downarrow$	Script File: C:\Program Files (x86)\Keysight\Infiniium\App Browse	Configure
Run Tests	AUX Channel Controller Mode     Standard DP Test Mode     Link Training Mode	Launch GUI
Z 0 Tests Follow	instructions to describe your test environment Connection: LINKNO	WNI

Figure 7 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.2b Standards, select **1.2b** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.

- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

#### Probing/Connection Set Up for DisplayPort 1.2 Source Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 8 Sample connection diagram for DisplayPort 1.2 Source Tests

## Source Eye Diagram Test

Test ID

1210001, 1210002, 1210003, 1210004 - Eye Diagram Test

#### Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
Spread Spectrum Clocking	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Swing	Level 2
Pre-Emphasis Level	Level 0
Post Cursor2 Level	Level 0
Lane Setting	All test lanes supported
Test Pattern	PRBS7

Test Setup

	lick
the <b>Test Setup</b> button. The <b>Test Setup</b> window displays.	

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Eye Diagram Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	🗖 5.4 Gbps	C Disabled
○ 2 Lanes ⊙ 4 Lanes	🗹 2.7 Gbps	⊂ Enabled
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	Pre-emphasis 0
🗆 Level 1	🔲 Swing 1	🗌 🗖 Pre-emphasis 1
🗆 Level 2	🗹 Swing 2	🔲 🔲 Pre-emphasis 2
Level 3	🗖 Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1
Legend	
	Kack Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure


- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal using the pattern folding.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 5 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 6 Set up the horizontal waveform histogram on the input signal eye diagram to measure the left edge.
- 7 Set up the parameters for the Mask Test.
  - *a* Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 8 Measure the eye height of the eye diagram using the Histogram.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Calculate the eye width based on the measured jitter of the eye diagram.
- 11 Check for any signal trajectories that may have entered into the mask.
- 12 Report the measurement results.


#### PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 6 shows the voltage and time coordinates for the mask used in the eye diagram.

Mask Point	Bit	Rate
	Reduced (1.62 Gb/s)	High (2.7 Gb/s)
1	0.127, 0.000	0.210, 0.000
2	0.291, 0.160	0.355, 0.140
3	0.500, 0.200	0.500, 0.175
4	0.709, 0.200	0.645, 0.175
5	0.873, 0.000	0.790, 0.000
6	0.709,-0.200	0.645,-0.175
7	0.500,-0.200	0.500,-0.175
8	0.291,-0.160	0.355,-0.140

#### Table 6 Eye Diagram Mask Coord inates for HBR and RBR





Mask Test: Zero mask failures.

Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-24 for RBR and Table 3-23 for HBR

#### 3 DisplayPort 1.2 Source Tests

#### Expected/Observable Results

The measured eye diagram for the source degraded signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

## Source Total Jitter Test

Test ID

#### 1220001, 1220002, 1220003, 1220004 - Total Jitter Test

#### Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of 10<sup>-9</sup> or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	PRBS7

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Operator ID	
Source	
Test Type: DisplayPort compliance application defines three categories for the type of device(s)	
Oliferential Lesis	vt compliance application ree categories for the type [s]
P	a a

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

Jitter Test"	, ,	0	
DUT Definition Setup			
DUT Definition Setti	ing		
Lane Setting	Bit Rate	Spread Spectrum Clocking	
C 1 Lane	5.4 Gbps	C Disabled	
C 2 Lanes • 4 Lanes	☑ 2.7 Gbps	⊂ Enabled ● Both	

🔽 1.62 Gbps

Voltage Swing

🔽 Swing 0

🔽 Swing 1

🔽 Swing 2

🗹 Swing 3

<< Back

Pre-Emphasis Level 🔽 Pre-emphasis 0

Pre-emphasis 1

🔲 Pre-emphasis 2

Pre-emphasis 3

Close

Next >>

Post Cursor 2 Level

🔽 Level 0

🗌 Level 1

Level 2

🗌 Level 3

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for To


4 On the Test Connection Setup window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup	· · ·	
Fixture Type	Description	
003/ Tek TF-DP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> </ul>	Connection Type: There are two Differential connection	<b>^</b>
C Single-Ended (A-B)	models that are supported:	-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	*
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 5 Note the jitter component value from the EZJIT Plus/Complete Software.
- 6 Report the measurement results.

## PASS Condition

#### Table 7 Total Jitter at Internal and Compliance Points.

	Transmitter package pin	Transmitter Connector (TP2)
High-bit Rate (2.7	7 Gb/s per lane)	
A <sub>p-p</sub>	0.294 UI	0.420 UI
Reduced-bit Rate	e (1.62 Gb/s per lane)	
A <sub>p-p</sub>	0.180 UI	0.270 UI

UI is Unit Interval.

#### Test References

### See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

## Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Non ISI Jitter Test

Test ID

1230001, 1230002, 1230003, 1230004 - Non ISI Jitter Test

### Test Overview

The objective of the test is to evaluate the amount of Non ISI jitter accompanying the data transmission at either an explicit bit error rate of 10<sup>-9</sup> or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Non ISI Jitter Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	PRBS7

Test Setup

	lick
the <b>Test Setup</b> button. The <b>Test Setup</b> window displays.	

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

Ion ISI Jitte	r Test".		on the settings define	
	DUT Definition Setup			
	DUT Definition Setting	_		
	Lane Setting	Bit Rate	Spread Spectrum Clocking	
	O 1 Lane	5.4 Gbps	O Disabled	

O Disabled

C Enabled

Pre-Emphasis Level

🔽 Pre-emphasis 0

Pre-emphasis 1

🔲 Pre-emphasis 2

Pre-emphasis 3

Close

Next>>

Both

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for No

🗹 2.7 Gbps

🗹 1.62 Gbps

Voltage Swing

🔽 Swing 0

🔽 Swing 1

🔽 Swing 2

🗹 Swing 3

<< Back

C 1 Lane

C 2 Lanes

④ 4 Lanes

Post Cursor 2 Level

🔽 Level 0

🗌 Level 1

Level 2

🗌 Level 3


4 On the Test Connection Setup window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	-
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* *
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	÷
	<< Back Next >>	Close

		Lane 0 📃
		Channel 1 🗸
		<u> </u>
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - d Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 5 Note the jitter component value from the EZJIT Plus/Complete Software.
- 6 Calculate the Non ISI jitter using the following equation:
  - Non ISI Jitter = TJ ISI
- 7 Report the measurement results.

## **PASS** Condition

Table 8         Non-ISI Jitter at Internal and Compliance Points.		
Transmitter package pin	Transmitter Connector (TP2)	
ate (2.7 Gb/s per lane)		
0.260 UI	0.276 UI	
bit Rate (1.62 Gb/s per lane)		
0.160 UI	0.210 UI	
	Transmitter package pin ate (2.7 Gb/s per lane) 0.260 UI bit Rate (1.62 Gb/s per lane)	

UI is Unit Interval.

### **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.11
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

#### Expected/Observable Results

The measured Non ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Source Non Pre-Emphasis Level Test

Test ID

#### For RBR and HBR:

- 1261001, 1261002, 1261003, 1261004 Non Pre-Emphasis Level Test (Swing 1/Swing 0)
- 1262001, 1262002, 1262003, 1262004 Non Pre-Emphasis Level Test (Swing 2/Swing 1)
- 1263001, 1263002, 1263003, 1263004 Non Pre-Emphasis Level Test (Swing 3/Swing 2)

#### For HBR2:

- 1264101, 1264102, 1264103, 1264104 Non Pre-Emphasis Level Test (Swing 2/Swing 0)
- 1262101, 1262102, 1262103, 1262104 Non Pre-Emphasis Level Test (Swing 2/Swing 1)
- 1263101, 1263102, 1263103, 1263104 Non Pre-Emphasis Level Test (Swing 3/Swing 2)

### Test Overview

The objective of this test is to ensure that the system budget elements are obeyed and to ensure that the level settings are monotonic so that the sink relies on the source to incrementally increase upon request by the sink.

## Test Conditions for Non Pre-Emphasis Level Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	RBR, HBR – PRBS7 HBR2 – PLTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID  Device Type:  Source  Description  Device Type:  DisplayPort compliance application	Device ID	Comments
Source	Operator ID Project ID	
Test Type: DisplayPort compliance application defines three categories for the type of device(s)		
(1) Source	Test Type:	DisplayPort compliance application defines three categories for the type of device(s).
	Differential Tests 👤	of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non Pre-Emphasis Level Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking	
C 1 Lane	✓ 5.4 Gbps	C Disabled	
○ 2 Lanes ⊙ 4 Lanes	🗹 2.7 Gbps	⊂ Enabled ⊙ Both	
	💌 1.62 Gbps		
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level	
☑ Level 0	Swing 0	Pre-emphasis 0	
🗖 Level 1	💌 Swing 1	🗌 🔲 🗖 Pre-emphasis 1	
🗆 Level 2	💌 Swing 2	🗌 🗌 Pre-emphasis 2	
Level 3	☑ Swing 3	Pre-emphasis 3	
BR2 Preferred Setting with Cable HBR2 Preferred Setting with No Cab			
Swing 2/ Pre-emphasis 0/ PC2 0 💌 Swing 2/ Pre-emphasis 0/ PC2 0 💌			


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	-
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

Differential Probe Channel Selection		
		Lane 0 Channel 1 •
Legend		
	<< Back Fi	nish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 For Voltage Level A with no pre-emphasis level:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - b Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
    - iv Measure the data rate of the input signal.
  - *c* Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
    - V<sub>H</sub> 10111111
    - V<sub>L</sub> 1010000
    - ii For a given voltage level and pre-emphasis level 0 (non pre-emphasis level):
    - The transition voltage measurement, V<sub>T\_Lvl0\_H</sub> and V<sub>T\_Lvl0\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement, V<sub>N\_LVI0\_H</sub> is the average of the High voltage over three UI ending at the 50% point of the  $6^{th}$  bit of the seven successive transmitted ones of the pattern while V<sub>N\_LVI0\_L</sub> is the average of the Low voltage over two UI ending at the 50% point of the  $4^{th}$  bit of the four successive transmitted zeros of the pattern.





Figure 10 High Voltage measurement for RBR and HBR





- e For HBR2 using the test pattern PLTPAT:
  - i The qualifying pattern in PLTPAT test pattern for  $V_H$  and  $V_L$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level 0 (non pre-emphasis level):
  - The transition voltage measurement, V<sub>T\_Lvl0\_H</sub> and V<sub>T\_Lvl0\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N\_L vl0\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N\_L vl0\_L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 12 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.

*j* Calculate the peak-to-peak value of the transition voltage using the equation:

$$V_{T_Lvl0\_PP} = V_{T_Lvl0\_H} - V_{T_Lvl0\_L}$$

*k* Calculate the peak-to-peak value of the non-transition voltage using the equation:

$$V_{N_{LVI0_{PP}}} = V_{N_{LVI0_{H}}} - V_{N_{LVI0_{L}}}$$

- 2 Repeat Step 1 for Voltage Level B with no pre-emphasis level.
- 3 Calculate the non pre-emphasis level output voltage ratio using the equation:

Non Pre-Emphasis Level = 20 \* Log<sub>10</sub>[Voltage Level A V<sub>N Lvl0 PP</sub> / Voltage Level B V<sub>N Lvl0 PP</sub>]

4 Report the measurement results.

## PASS Condition

For each level setting testes, the following equation should be used:

Resultant = 20 \* Log<sub>10</sub>[Voltage<sub>Peak-Peak\_LevelA</sub> / Voltage<sub>Peak-Peak\_LevelB</sub>]

Veasurement#	Voltage <sub>Peak-Peak_Level</sub> A	Voltage <sub>Peak-Peak_LevelB</sub>
RBR & HBR		
1	Level 1 (0 dB Pre-emphasis nominal)	Level 0 (0 dB Pre-emphasis nominal)
2	Level 2 (0 dB Pre-emphasis nominal)	Level 1 (0 dB Pre-emphasis nominal)
3*	Level 3 (0 dB Pre-emphasis nominal)	Level 2 (0 dB Pre-emphasis nominal)
HBR2		
4	Level 2 (0 dB Pre-emphasis nominal)	Level 0 (0 dB Pre-emphasis nominal)
5	Level 2 (0 dB Pre-emphasis nominal)	Level 1 (0 dB Pre-emphasis nominal)
6*	Level 3 (0 dB Pre-emphasis nominal)	Level 2 (0 dB Pre-emphasis nominal)

Table 9	Compared Levels
---------	-----------------

The resultants specifications are as identified below:

Measurement 1: 0.8 dB ≤ Resultant ≤ 6.0 dB

Measurement 2: 0.1 dB  $\leq$  Resultant  $\leq$  5.1 dB

Measurement 3: 0.8 dB  $\leq$  Resultant  $\leq$  6.0 dB

Measurement 4: 5.2 dB  $\leq$  Resultant  $\leq$  6.9 dB

Measurement 5: 1.6 dB  $\leq$  Resultant  $\leq$  3.5 dB

Measurement 6: 1 dB  $\leq$  Resultant  $\leq$  4.4 dB

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Мах	Unit	Comments
	Ratio of Output Voltage Level 1/Level 0	0.8	-	6.0	dB	
V <sub>TX-OUTPUT-RATIO_RBR_HBR</sub>	Ratio of Output Voltage Level 2/Level 1	0.1	-	5.1	dB	Measured on non-transition bits at Pre-emphasis level 0 setting
	Ratio of Output Voltage Level 3/Level 2	0.8	-	6.0	dB	_ •
	Ratio of Output Voltage Level 2/Level 0		-	6.9	dB	
V <sub>TX-OUTPUT-RATIO_HBR2</sub>	Ratio of Output Voltage Level 2/Level 1	1.6	-	3.5	dB	<ul> <li>Measured on non-transition bits at Pre-emphasis level 0 setting</li> </ul>
	Ratio of Output Voltage Level 3/Level 2	1	-	4.4	dB	_ •

## Table 10 DisplayPort Main Link Transmitter TP2 Parameters

Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

Expected/Observable Results

The measured output voltage level ratio of the non pre-emphasis level test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Pre-Emphasis Level Test

Test ID

For RBR and HBR:

• 1270001, 1270002, 1270003, 1270004 - Pre-Emphasis Level Test

For HBR2:

• 1270501, 1270502, 1270503, 1270504 – Pre-Emphasis Level Test

Test Overview

The objective of this test is to evaluate the effect of pre-emphasis of the source waveform by measuring the peak differential amplitude to assure accuracy of the pre-emphasis settings.

Test Conditions for Pre-Emphasis Level Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels are supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	RBR, HBR – PRBS7 HBR2 – PLTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID  Device Type:  Source  Description  Device Type:  DisplayPort compliance application	Device ID	Comments
Source	Operator ID Project ID	
Test Type: DisplayPort compliance application defines three categories for the type of device(s)		
(1) Source	Test Type:	DisplayPort compliance application defines three categories for the type of device(s).
	Differential Tests 👤	of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Pre-Emphasis Level Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking	
C 1 Lane	✓ 5.4 Gbps	C Disabled	
○ 2 Lanes ⊙ 4 Lanes	🗹 2.7 Gbps	⊂ Enabled ⊙ Both	
	💌 1.62 Gbps		
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level	
☑ Level 0	Swing 0	✓ Pre-emphasis 0	
🗖 Level 1	🔽 Swing 1	Pre-emphasis 1	
Level 2	🔽 Swing 2	Pre-emphasis 2	
Level 3	☑ Swing 3	Pre-emphasis 3	
HBR2 Preferred Setting with Cable HBR2 Preferred Setting with No Cab			
Swing 2/ Pre-emphasis 0/	PC2 0 💌 Swing	g 2/ Pre-emphasis 0/ PC2 0 💌	
	,		


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	*
Connection Type	Description	
O Differential Probe	Connection Type: There are two Differential connection models that are supported:	Î
C Single-Ended (A-B)		-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	<b>^</b>
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 For a given Voltage Level and a Pre-Emphasis Level X:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - b Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
    - iv Measure the data rate of the input signal.
  - c Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
    - V<sub>H</sub> 10111111
    - V<sub>L</sub> 1010000
    - ii For a given voltage level and pre-emphasis level (LvIX):
    - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement, V<sub>N\_LVIX\_H</sub> is the average of the High voltage over three UI ending at the 50% point of the  $6^{th}$  bit of the seven successive transmitted ones of the pattern while V<sub>N\_LVIX\_L</sub> is the average of the Low voltage over two UI ending at the 50% point of the  $4^{th}$  bit of the four successive transmitted zeros of the pattern.





Figure 13 High Voltage measurement for RBR and HBR





- e For HBR2 using the test pattern PLTPAT:
  - i The qualifying pattern in the test pattern PLTPAT for  $V_H$  and  $V_L$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level (LvlX):
  - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N\_LvIX\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N\_LvIX\_L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 15 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.

*j* Calculate the peak-to-peak value of the transition voltage using the equation:

$$V_{T_LvIX_PP} = V_{T_LvIX_H} - V_{T_LvIX_L}$$

*k* Calculate the peak-to-peak value of the non-transition voltage using the equation:

$$V_{N LVIX PP} = V_{N LVIX H} - V_{N LVIX L}$$

*l* Calculate the pre-emphasis level using the equation:

Pre-Emphasis<sub>LvlX</sub> = 20 \* Log<sub>10</sub>[V<sub>T LvlX PP</sub> / V<sub>N LvlX PP</sub>]

- 2 For Pre-Emphasis Level 0 (no pre-emphasis level), the result for Pre-Emphasis<sub>Lvl0</sub> is compared with the maximum pre-emphasis disabled limit.
- 3 Repeat Step 1 for the next Pre-Emphasis level and for each Pre-Emphasis levels, compare the pre-emphasis delta with the pre-emphasis delta limits.
- 4 Calculate the pre-emphasis delta using the equation:
  - Pre-Emphasis Delta (Level 1 vs Level 0) = Pre-Emphasis<sub>Lvl1</sub> Pre-Emphasis<sub>Lvl0</sub>
  - Pre-Emphasis Delta (Level 2 vs Level 1) = Pre-Emphasis<sub>Lvl2</sub> Pre-Emphasis<sub>Lvl1</sub>
  - Pre-Emphasis Delta (Level 3 vs Level 2) = Pre-Emphasis<sub>1 v13</sub> Pre-Emphasis<sub>1 v13</sub>
- 5 Report the measurement results.

#### PASS Condition

Pre-emphasis values for the Level 0 (OFF) state (Normative)

Level 0 (OFF) Pre-emphasis measurement:

Resultant =  $20 \times \text{Log} [\text{Voltage}_{T \text{Lvl0 PP}} / \text{Voltage}_{N \text{Lvl0 PP}}]$  for all supported levels.

Level 0 (OFF) Pre-emphasis Measurement condition: +0.25 dB ≥ Resultant

Pre-emphasis Delta values for:

- a Level 1 vs. Level 0 Pre-emphasis settings (NORMATIVE)
- *b* Level 2 vs. Level 1 Pre-emphasis settings (NORMATIVE)
- c Level 3 vs. Level 2 Pre-emphasis settings (NORMATIVE)

Pre-emphasis Delta measurements:

• Level 1 vs. Level 0

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20 * \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl1\_PP} / \mbox{Voltage}_{N\_Lvl1\_PP} \right] - 20 * \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl0\_PP} / \mbox{Voltage}_{N\_Lvl0\_PP} \right] \\ \mbox{Voltage}_{N\_Lvl0\_PP} \left[ \mbox{for Voltage} \mbox{Swing Levels 0, 1 and 2.} \right] \end{array}$ 

• Level 2 vs. Level 1

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20* Log \left[ \mbox{Voltage}_{T\_Lvl2\_PP} / \mbox{Voltage}_{N\_Lvl2\_PP} \right] - 20* Log \left[ \mbox{Voltage}_{T\_Lvl1\_PP} / \mbox{Voltage}_{N\_Lvl1\_PP} \right] \\ \mbox{Voltage}_{N\_Lvl1\_PP} \left[ \mbox{for Voltage} \mbox{Swing Levels 0 and 1.} \right] \end{array}$ 

• Level 3 vs. Level 2

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20* \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl3\_PP} / \mbox{Voltage}_{N\_Lvl3\_PP} \right] - 20* \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl3\_PP} / \mbox{Voltage}_{N\_Lvl2\_PP} \right] \\ \mbox{Voltage}_{N\_Lvl2\_PP} \left[ \mbox{for Voltage} \mbox{Swing Level 0, if supported.} \right] \end{array}$ 

	TP2 (TX Exte	rnal Connec	tor - Norm	native)		
Symbol	Parameter	Min	Nom	Max	Unit	Comments
V <sub>TX-PREEMP-OFF</sub>	Maximum Pre-emphasis when disabled	-	-	0.25	dB	Pre-emphasis Level 0 setting must not show any pre-emphasis at TP2 to prevent link training issues.
	Delta of Pre-emphasis Level 1 vs. Level 0	2	-	-	dB	Applies to all valid voltage settings. Measured at
V <sub>TX-PREEMP-DELTA</sub>	Delta of Pre-emphasis Level 2 vs. Level 1	1.6	-	-	dB	Pre-emphasis Post Curso Level 0.
	Delta of Pre-emphasis Level 3 vs. Level 2	1.6	-	-	dB	<ul> <li>Support for Pre-emphasis Level 3 is optional.</li> </ul>

### Table 11 DisplayPort Main Link Transmitter TP2 Parameters

## Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

## Expected/Observable Results

The measured pre-emphasis level or pre-emphasis delta for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Non Transition Voltage Range Measurement Test

Test ID

## For RBR and HBR:

- 1272001, 1272002, 1272003, 1272004 Non Transition Voltage Range Measurement (Swing 0)
- 1273001, 1273002, 1273003, 1273004 Non Transition Voltage Range Measurement (Swing 1)
- 1274001, 1274002, 1274003, 1274004 Non Transition Voltage Range Measurement (Swing 2)

## For HBR2:

- 1272101, 1272102, 1272103, 1272104 Non Transition Voltage Range Measurement (Swing 0)
- 1273101, 1273102, 1273103, 1273104 Non Transition Voltage Range Measurement (Swing 1)
- 1274101, 1274102, 1274103, 1274104 Non Transition Voltage Range Measurement (Swing 2)

## Test Overview

The objective of this test is to evaluate the effect of pre-emphasis of the source waveform by measuring the peak differential amplitude to assure accuracy of the pre-emphasis settings. Comparisons are also made for the Level 0 transition state as well as non-transition levels.

Test Conditions for Non Transition Voltage Range Measurement Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels are supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	Level O
Test Lane	All test lanes are supported
Test Pattern	RBR, HBR – PRBS7 HBR2 – PLTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID  Device Type:  Source  Description  Device Type:  DisplayPort compliance application	Device ID	Comments
Source	Operator ID Project ID	
Test Type: DisplayPort compliance application defines three categories for the type of device(s)		
(1) Source	Test Type:	DisplayPort compliance application defines three categories for the type of device(s).
	Differential Tests 👤	of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

ead Spectrum king Disabled Enabled Both
C Disabled C Enabled
e-Emphasis Level
Pre-emphasis 0
Pre-emphasis 1
Pre-emphasis 2
Pre-emphasis 3
etting with No Cable
hasis 0/ PC2 0 💌

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non Transition Voltage Range Measurement Test".


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> </ul>	Connection Type: There are two Differential connection	
C Single-Ended (A-B)	models that are supported:	-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	+
	<< Back Next >>	Close

Differential Probe Channel Selection		
		Lane 0
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 For a given Voltage Level, repeat the following steps for all pre-emphasis levels subjected to constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - *b* Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
    - iv Measure the data rate of the input signal.
  - c Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
    - V<sub>H</sub> 10111111
    - · V<sub>I</sub> 1010000
    - ii For a given voltage level and pre-emphasis level (LvIX):
    - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement,  $V_{N\_LvIX\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 6<sup>th</sup> bit of the seven successive transmitted ones of the pattern while  $V_{N\_LvIX\_L}$  is the average of the Low voltage over two UI ending at the 50% point of the 4<sup>th</sup> bit of the four successive transmitted zeros of the pattern.





Figure 16 High Voltage measurement for RBR and HBR





- e For HBR2 using the test pattern PLTPAT:
  - i The qualifying pattern in the test pattern PLTPAT for  $V_H$  and  $V_L$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level (LvlX):
  - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N\_LvIX\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N\_LvIX\_L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 18 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.

*j* Calculate the peak-to-peak value of the transition voltage using the equation:

$$V_{T_LvlX_PP} = V_{T_LvlX_H} - V_{T_LvlX_L}$$

*k* Calculate the peak-to-peak value of the non-transition voltage using the equation:

2 Calculate the non transition voltage range using the equation:

١,

Non Transition Voltage Range = Minimum  $[(V_{N_{LvlX_{PP}}}) / (V_{N_{Lvl0_{PP}}})]$ 

where,  $V_{N\_LvIX\_PP}$ ) refers to all supported pre-emphasis levels (Level1, Level2, Level3 and so on up to Level X).

3 Report the measurement results.

## PASS Condition

Non-Transition Voltage Range Measurements

For Level 2 voltage setting: Resultant > 0.708 OR 20\*log(Resultant) > -3dB

For Level 1 voltage setting: Resultant > 0.708 OR 20\*log(Resultant) > -3dB

For Level 0 voltage setting: Resultant > 0.85 OR 20\*log(Resultant) > -1.4dB

## Table 12 DisplayPort Main Link Transmitter TP2 Parameters

	TP2 (TX Exter	rnal Connec	ctor - Norm	native)		
Symbol	Parameter	Min	Nom	Max	Unit	Comments
	Non-transition reduction Output Voltage Level 2	-	-	3	dB	V <sub>TX-DIFF</sub> at each non-zero nominal pre-emphasis level
V <sub>TX-DIFF_REDUCTION</sub>	Non-transition reduction Output Voltage Level 1	n-transition reduction 3 dB must tput Voltage Level 1 3 specif	must not be lower than the specified amount less than			
	Non-transition reduction Output Voltage Level O	-	-	1.4	dB	<ul> <li>V<sub>TX-DIFF</sub> at the zero nominal pre-emphasis level.</li> </ul>

Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

## Expected/Observable Results

The measured output voltage level reduction of the non transition bit for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Peak to Peak Voltage Test

Test ID

For RBR and HBR:

• 1266001, 1266002, 1266003, 1266004 - Peak to Peak Voltage Test

For HBR2:

• 1266101, 1266102, 1266103, 1266104 - Peak to Peak Voltage Test

Test Overview

The objective of this test is to evaluate the maximum differential peak to peak voltage.

Test Conditions for Peak to Peak Voltage Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels are supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	RBR, HBR – PRBS7 HBR2 – PLTPAT

Test Setup

	lick
the <b>Test Setup</b> button. The <b>Test Setup</b> window displays.	

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the <b>DUT Definition Setup</b> window, select options based on the settings defined in "Test Conditions
	for Peak to Peak Voltage Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	✓ 5.4 Gbps	© Disabled
○ 2 Lanes ⊙ 4 Lanes	✓ 2.7 Gbps	⊂ Enabled ⊙ Both
	💌 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	☑ Swing 0	✓ Pre-emphasis 0
🗖 Level 1	💌 Swing 1	Pre-emphasis 1
🗖 Level 2	🔽 Swing 2	Pre-emphasis 2
🗖 Level 3	🗹 Swing 3	Pre-emphasis 3
HBR2 Preferred Setting w	ith Cable HBR2 P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC2 0 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description				
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.				
De-Embed Fixture	Please select the Fixture Type				
Connection Type	Description				
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:				
No of Channels	Description				
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on lest.				

Differential Probe Channel Selection			
		Lane 0	
		Channel 1 🗸	
Legend			
	<< Back	<b>Finish</b> Close	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Measure the maximum and minimum voltage of the input signal.
- 4 Calculate the peak to peak voltage using the equation:
  - Peak to Peak Voltage = Maximum Voltage Minimum Voltage
- 5 Report the measurement results.

## PASS Condition

For all Data Rates:

Maximum Differential Peak to Peak Voltage < 1.38V

## Table 13 DisplayPort Main Link Transmitter TP2 Parameters

TP2 (TX External Connector - Normative)									
Symbol	Parameter	Min	Nom	Max	Unit	Comments			
V <sub>TX-DIFFp-p_MAX</sub>	Max Output Voltage Level	-	-	1.38	V	For all Output Level and Pre-emphasis combinations.			

## Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

## Expected/Observable Results

The measured peak to peak voltage for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Inter Pair Skew Test

## Test ID

1290001 – Lane0/Lane1 Inter-Pair Skew Test
1290002 – Lane0/Lane2 Inter-Pair Skew Test
1290003 – Lane0/Lane3 Inter-Pair Skew Test
1290004 – Lane1/Lane2 Inter-Pair Skew Test
1290005 – Lane1/Lane3 Inter-Pair Skew Test
1290006 – Lane2/Lane3 Inter-Pair Skew Test

## Test Overview

The objective of the test is to evaluate the skew or time delay between differential data lanes in the DisplayPort interface.

Test Conditions for Inter Pair Skew Test

Test Parameter	Condition	
Test Point	TP2	
Bit Rate	Highest bit rate supported (RBR, HBR or HBR2)	
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)	
Voltage Level	Level 2	
Pre-Emphasis Level	Level 0	
Post-Cursor2 Level	Level 0	
Test Lane	All test lanes are supported	
	For two lane operation:	
	Lane 0 to Lane 1	
	For four lane operation:	
	Lane 0 to Lane 1	
	Lane 0 to Lane 2	
	Lane 0 to Lane 3	
	Lane 1 to Lane 2	
	Lane 1 to Lane 3	
	Lane 2 to Lane 3	
Test Pattern	PRBS7	

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	✓ 5.4 Gbps	O Disabled
○ 2 Lanes ⊙ 4 Lanes	🗖 2.7 Gbps	C Enabled
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
Level 0	Swing 0	Pre-emphasis 0
🗆 Level 1	🗖 Swing 1	📄 📄 🗖 Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	Pre-emphasis 2
🗌 Level 3	🗖 Swing 3	Pre-emphasis 3
1BR2 Preferred Setting	with Cable HBR2 Pr	eferred Setting with No Cal

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Inter Pair Skew Test".


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	<u>^</u>
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* •
		_
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 For a given inter-pair skew measurement of Lane A to Lane B:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - *b* Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the Lane A input signal.
    - ii Scale the vertical display of the Lane A input signal to optimum value.
    - iii Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the Lane A input signal.
    - iv Verify the trigger and the amplitude of the Lane B input signal.
    - v Scale the vertical display of the Lane B input signal to optimum value.
    - vi Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the Lane B input signal.
    - vii Measure the data rate of the Lane A input signal.
    - viii Measure the data rate of the Lane B input signal.
  - *c* Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
  - d Set up the parameter for the inter-pair skew measurement:
    - i Set up two display grids such that each grid displays one test lane data signal.
    - ii Set up the measurement threshold for each test lane data signal on the Transition Voltage = 0V.
    - iii Decode the data signal for each test lane.
    - iv Search the desired pattern from the decoded data signal.
    - v Measure the time difference between the corresponding edges of both test lanes:

### Transition\_LaneA - Transition\_LaneB

- vi Repeat the previous step until you measure 100 edges.
- vii VESA DisplayPort 1.2a Standard specifies 20 UI offset Lane 0 to Lane 1, Lane 1 to Lane 2 and Lane 2 to Lane 3. The resultant offset is cumulative.
- viii Calculate the inter-pair skew using the equation:

Inter-Pair Skew = {1/Number of Edges}  $\sum |T_{Transition\_LaneA} - T_{Transition\_LaneB}|$  - Nominal Skew

where, Nominal Skew is the expected offset between tested lanes.

2 Report the measurement results.

#### PASS Condition

For RBR or HBR:  $-2UI \leq$  Inter-Lane Skew Tolerance  $\leq 2UI$ .

For HBR2:  $-(4UI + 500ps) \leq$  Inter-Lane Skew Tolerance  $\leq (4UI + 500ps)$ .

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
Ltx-skew-inter_pair-hbr_rbr	Lane-to-Lane Output Skew	-	-	2	UI	Applies to transmitters capable of 2- and 4-lane operation.
LTX-SKEW-INTER_PAIR-HBR2	Lane-to-Lane Output Skew	-	-	4UI + 500ps		<ul> <li>Also, applies to all pairwise combinations of supported lanes.</li> </ul>

## Table 14 DisplayPort Main Link Transmitter TP2 Parameters

#### **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.4
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

## Expected/Observable Results

The measured inter-pair skew for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Main Link Frequency Compliance Test

Test ID

12193001 12193002 12193003 12193004 - Main Link Frequency Compliance

Test Overview

The objective of this test is to ensure that the average data rate under all conditions does not exceed the minimum and maximum values as set by the VESA DisplayPort 1.2a Standard.

Test Conditions for Main Link Frequency Compliance Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
)perator ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application delines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Main Link Frequency Compliance Test".

○ 1 Lane       Image: 5.4 Gbps       Clocking         ○ 2 Lanes       Image: 2.7 Gbps       C Dial         Image: 4 Lanes       Image: 2.7 Gbps       Image: 8 Bc         Image: 7 Gbps       Image: 7 Gbps       Image: 8 Bc         Image: 7 Gbps       Image: 7 Gbps       Image: 8 Bc         Image: 7 Gbps       Image: 7 Gbps       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc         Image: 7 Gbps       Image: 8 Bc       Image: 8 Bc	abled
Post Cursor 2 Level Voltage Swing Pre-Emp	
	hasis Level
☑ Level 0	emphasis 0
🗆 Level 1 🛛 🗌 🗖 Swing 1 👘 Pre-	emphasis 1
🗆 Level 2 🛛 🔽 🖾 Swing 2 👘 Pre-	emphasis 2
Level 3     Swing 3     Pre-	emphasis 3
IBR2 Preferred Setting with Cable HBR2 Preferred Setting	with No Cab
Swing 2/ Pre-emphasis 0/ PC2 0 💌 Swing 2/ Pre-emphasis 0	/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	+
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	+

Differential Probe Channel Selection		
		Lane 0
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to filter the unit interval measurement trend with 3dB corner frequency of 1.98 MHz.
- 5 Set up the parameters for the verification of the existence of SSC in the input signal.
  - a Create FUNC2 signal, which is the magnify signal of the unit interval measurement trend.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the maximum and the minimum measurement levels for the FUNC2 magnified unit interval measurement trend.
  - *d* Set up two frequency measurement levels for the FUNC2 magnified unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - *e* For SSC Enabled Test condition, check the measured frequency to verify the existence of SSC in the input signal.
- 6 Clear all measurements.
- 7 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 8 Set up the parameters for the unit interval and data rate measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up the data rate or clock recovery rate (CDR rate) for the input signal.
  - f Acquire the signal for 10 SSC Cycles.
  - g Get the mean value for the data rate measurement.

- 9 For the test condition "SSC Enabled", set up the parameter of the SSC measurement:
  - a Set up the memory depth and time-base to display one complete SSC cycle based on the measured SSC modulation frequency in Step 5.
  - *b* Acquire the signal with one complete SSC cycle.
  - c Get the minimum of FUNC2 filtered unit interval measurement trend to calculate the maximum data rate:

Maximum Data Rate = 1 / (Minimum Unit Interval)

*d* Get the maximum of FUNC2 filtered unit interval measurement trend to calculate the minimum data rate:

Minimum Data Rate = 1 / (Maximum Unit Interval)

- e Repeat steps b, c and d until you acquire 10 SSC Cycles.
- *f* Calculate the mean value for the maximum and minimum data rates.
- 10 Report the measurement results.

## PASS Condition

Maximum Data Rate (Frequency Max<sub>ppm</sub>) ≤ 300 ppm

Minimum Data Rate (Frequency  $Min_{ppm}$ )  $\geq$  -5300 ppm

### Table 15 DisplayPort Main Link Transmitter TP2 Parameters

TP2 (TX External Connector - Normative)							
Symbol	Parameter	Min	Nom	Max	Unit	Comments	
f <sub>HBR2</sub>	Frequency for High Bit Rate 2	5.37138	5.4	5.40162	Gbps	Frequency high limit =	
f <sub>HBR</sub>	Frequency for High Bit Rate	2.68569	2.7	2.70081	Gbps	+300ppm Frequency low limit = -5300ppm	
f <sub>RBR</sub>	Frequency for Reduced Bit Rate	1.611414	1.62	1.620486	Gbps		

### **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.14
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-16

#### Expected/Observable Results

The measured data rate for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Spread Spectrum Clocking (SSC) Modulation Frequency Test

Test ID

## 12170001 12170002 12170003 12170004 - SSC Modulation Frequency Test

## Test Overview

The objective of this test is to evaluate the frequency of the SSC modulation and to validate that the frequency is within specification limits. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles. Calculate the SSC modulation frequency from the average of the measured SSC modulation frequency for each cycle.

## Test Conditions for SSC Modulation Frequency Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR or HBR2)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for SSC Modulation Frequency Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	✓ 5.4 Gbps	C Disabled
○ 2 Lanes ⊙ 4 Lanes	🗌 2.7 Gbps	<ul> <li>Enabled</li> <li>Both</li> </ul>
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	Pre-emphasis 0
🗖 Level 1	🔲 Swing 1	📄 📄 🗖 Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	📔 🔲 🔲 Pre-emphasis 2
Level 3	🗆 Swing 3	Pre-emphasis 3
HBR2PreferredSettingw	ith Cable HBR2F	Preferred Setting with No Cab
Swing 2/ Pre-emphasis 0/ I	PC2 0 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

Test Connection Setup				
Fixture Type	Description			
003/ Tek TF-DP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	-		
De-Embed Fixture	Please select the Fixture Type	-		
Connection Type	Description			
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* •		
No of Channels	Description			
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on lest.	-		
	<< Back Next >>	Close		

Differential Probe Channel Selection		
		Lane 0
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 5 Set up the parameters for the frequency measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up two frequency measurements for the FUNC2 filtered unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - f Get the frequency measurement of the FUNC2 filtered unit interval measurement trend.
  - g Acquire the signal for 10 SSC Cycles.
- 6 Get the mean value for the SSC Modulation frequency.
- 7 Report the measurement results.

## PASS Condition

30kHz  $\leq$  SSC Modulation Frequency (f<sub>SSC</sub>)  $\leq$  33kHz

#### Table 16 DisplayPort Main Link Transmitter TP2 Parameters

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
Down_Spread_Frequency	Link clock down-spreading frequency	30	-	33	kHz	Range: 30kHz ~ 33kHz when down-spread enabled

Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.15
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-16

## Expected/Observable Results

The measured SSC modulation frequency for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Spread Spectrum Clocking (SSC) Modulation Deviation Test

Test ID

#### 12180001 12180002 12180003 12180004 - SSC Modulation Deviation Test

Test Overview

The objective of this test is to evaluate the range of SSC down-spreading of the transmitter signal in ppm and to validate that the values are within specification limits. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles. For each cycle, the minimum and maximum data rate is evaluated. Calculate the SSC modulation deviation from the average of the maximum minus the average of the minimum using the equation:

SSC Modulation Deviation = {[Average (Maximum Data Rate) - Average (Minimum Data Rate)] / Nominal Data Rate}\*1e6

Test Conditions for SSC Modulation Deviation Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR or HBR2)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID  Device Type:  Source  Description  Device Type:  DisplayPort compliance application	Device ID	Comments
Source	Operator ID Project ID	
Test Type: DisplayPort compliance application defines three categories for the type of device(s)		
(1) Source	Test Type:	DisplayPort compliance application defines three categories for the type of device(s).
	Differential Tests 👤	of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for SSC Modulation Deviation Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	✓ 5.4 Gbps	C Disabled
○ 2 Lanes ⊙ 4 Lanes	🗌 2.7 Gbps	<ul> <li>Enabled</li> <li>Both</li> </ul>
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
✓ Level 0	Swing 0	Pre-emphasis 0
🗆 Level 1	🔲 Swing 1	🗌 🔲 Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	🔲 🔲 Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
IBR2 Preferred Setting	with Cable HBR2 Pre	ferred Setting with No Cal
	PC20 - Swing 2	/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup				
Fixture Type	Description			
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	-		
De-Embed Fixture	Please select the Fixture Type	-		
Connection Type	Description			
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	-		
No of Channels	Description			
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-		
	<< Back Next >>	Close		

Differential Probe Channel Selection		
		Lane 0
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to filter the unit interval measurement trend with 3dB corner frequency of 1.98 MHz.
- 5 Set up the parameters for the verification of the existence of SSC in the input signal.
  - a Create FUNC2 signal, which is the magnify signal of the unit interval measurement trend.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the maximum and minimum measurements for the FUNC2 magnified unit interval measurement trend.
  - *d* Set up two frequency measurements for the FUNC2 magnified unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - e Check the measured frequency to verify the existence of SSC in the input signal.
- 6 Clear all measurements.
- 7 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point for three points to filter the unit interval measurement trend.
- 8 Set up the parameters for the unit interval and data rate measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 filtered unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurements for the FUNC2 filtered unit interval measurement trend.
  - e Set up the data rate or clock recovery rate (CDR rate) for the input signal.
  - f Acquire the signal for 10 SSC Cycles.
  - g Get the mean value for the data rate measurement.

- 9 Set up the parameters for SSC measurement.
  - a Set up memory depth and time-base to display one complete SSC Cycle based on the measured SSC modulation frequency in step 5.
  - *b* Acquire the signal with one complete SSC Cycle.
  - c Get the minimum of the FUNC2 filtered unit interval measurement trend to calculate the maximum data rate:

Maximum Data Rate = 1/Minimum Unit Interval

*d* Get the maximum of the FUNC2 filtered unit interval measurement trend to calculate the minimum data rate:

Minimum Data Rate = 1/Maximum Unit Interval

- e Repeat steps b, c and d until you acquire 10 SSC Cycles.
- *f* Calculate the mean value for the maximum and minimum data rate.
- 10 Calculate the SSC Modulation Deviation using the equation:

SSC Modulation Deviation = (Maximum Data Rate - Minimum Data Rate) / (Nominal Data Rate) \* 1E6

11 Report the measurement results.

PASS Condition

-5000ppm ≤ SSC Modulation Deviation (Resultant<sub>SSC Range</sub>) ≤ 0ppm

Table 17 DisplayPort Main Link Transmitter System Parameters

Symbol	Parameter	Min	Nom	Мах	Unit	Comments
Down_Spread_Amplitude	Link clock down-spreading	0	-	0.5	%	Range: 0% ~ 0.5% when down-spread enabled

Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.16
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-16

## Expected/Observable Results

The measured SSC modulation deviation for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative)

Test ID

12200001 12200002 12200003 12200004 - SSC Deviation HF Variation Test (Informative)

Test Overview

The objective of this test is to verify that the SSC profile does not include any frequency deviation that may exceed 1250 ppm/ $\mu$ sec. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles.

Test Conditions for SSC Deviation HF Variation Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR or HBR2)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
)perator ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s). (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for SSC Deviation HF Variation Test".

Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	✓ 5.4 Gbps	C Disabled
○ 2 Lanes ⊙ 4 Lanes	🗖 2.7 Gbps	<ul> <li>Enabled</li> <li>Both</li> </ul>
	🔲 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
☑ Level 0	Swing 0	Pre-emphasis 0
🗆 Level 1	🗌 Swing 1	🗌 🗖 Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
BR2 Preferred Setting with Cable HBR2 Preferred Setting with No Cal		
Swing 2/ Pre-emphasis 0/ PC2 0 💌		


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

Fixture Type	Description
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.
De-Embed Fixture	Please select the Fixture Type
Connection Type	Description
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:
No of Channels	Description
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.

Differential Probe Channel Selection		
		Lane 0
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 5 Set up the parameters for the frequency measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up two frequency measurements for the FUNC2 filtered unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - f Get the frequency measurement of the FUNC2 filtered unit interval measurement trend.
- 6 Set up the parameters for the SSC measurement.
  - a Set up memory depth and time-base to display one complete SSC cycle using the measured SSC Modulation Frequency in Step 5.
  - b Acquire the signal with one complete SSC Cycles.
  - c Read the FUNC2 filtered unit interval measurement trend.
  - *d* Compute the slope using the "Sliding Window" with 1.00 µsec window width. Calculate the slope using the equation:

Slope =  $[f(t) - f(t-1.00 \ \mu sec)/1.00 \ \mu sec$ 

- e Repeat step b, c and d until you acquire 10 SSC Cycles.
- *f* Get the maximum value for the computed value of slope.
- 7 Report the measurement results.

## PASS Condition

 $SSC_t dF/dt \leq 1250 ppm/\mu sec$ 

Test References

See:

• VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.17

Expected/Observable Results

The measured SSC deviation high frequency variation for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Source Post-Cursor 2 Verification Test (Informative)

Test ID

1279001 1279002 1279003 1279004 – Post Cursor 2 Verification Test - Level 1/Level 0 (Informative) 1279101 1279102 1279103 1279104 – Post Cursor 2 Verification Test - Level 2/Level 1 (Informative) 1279201 1279202 1279203 1279204 – Post Cursor 2 Verification Test - Level 3/Level 2 (Informative)

### Test Overview

The objective of this test is to evaluate the effect of adding Post-Cursor 2 of the source waveform by measuring the peak differential amplitude to assure accuracy of the Post-Cursor 2 settings.

Test Conditions for Post Cursor 2 Verification Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	HBR2
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels supported subject to constraints in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	All Post-Cursor 2 levels supported
Test Lane	All test lanes are supported
Test Pattern	PCTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID  Device Type:  Source  Description  Device Type:  DisplayPort compliance application	Device ID	Comments
Source	Operator ID Project ID	
Test Type: DisplayPort compliance application defines three categories for the type of device(s)		
(1) Source	Test Type:	DisplayPort compliance application defines three categories for the type of device(s).
	Differential Tests 👤	of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Post Cursor 2 Verification Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	✓ 5.4 Gbps	O Disabled
○ 2 Lanes ⊙ 4 Lanes	🗖 2.7 Gbps	C Enabled Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	☑ Swing 0	Pre-emphasis 0
✓ Level 1	💌 Swing 1	Pre-emphasis 1
✓ Level 2	🗹 Swing 2	Pre-emphasis 2
Level 3	☑ Swing 3	Pre-emphasis 3
HBR2 Preferred Setting	vith Cable HBR2 Pr	eferred Setting with No Cab
Swing 2/ Pre-emphasis 0/ PC2 0 💌 Swing 2/ Pre-emphasis 0/ PC2 0 💌		


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

Fixture Type	Description	
003/ Tek TF-DP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* 
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	

Differential Probe Channel Selection	
	Lane 0
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 For a given Voltage Level, Pre-Emphasis Level and Post-Cursor 2 Level X:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - b Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
    - iv Measure the data rate of the input signal.
  - c Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* Pattern fold the input signal based on the qualifying pattern 00101010 for the measurement of voltage  $V_{T1010_{PC2_{LvIX_{PP}}}$  in the test pattern PLTPAT.
  - *e* Set up the vertical waveform histogram on the input signal at the points specified below to measure the High voltage V<sub>T1010\_PC2\_LvIX\_H</sub> and Low Voltage V<sub>T1010\_PC2\_LvIX\_L</sub>.
    - i  $V_{T1010\_PC2\_LvIX\_H}$  is the average value over the 40% to 70% UI points in the fifth relevant bit (1s bit) in the 1010 portion of the qualifying pattern.
    - ii V<sub>T1010\_PC2\_LvIX\_L</sub> is the average value over the 40% to 70% UI points in the sixth relevant bit (0s bit) in the 1010 portion of the qualifying pattern.
  - f Calculate the peak-to-peak voltage V<sub>T1010 PC2 LvIX PP</sub> using the equation:

VT1010\_PC2\_LvIX\_PP = VT1010\_PC2\_LvIX\_H - VT1010\_PC2\_LvIX\_L

- g~ Pattern fold the input signal based on the qualifying pattern 00011001100 for the measurement of voltage V\_{T1100~PC2~LvIX~PP} in the test pattern PLTPAT.
- h Set up the vertical waveform histogram on the input signal at the points specified below to measure the High voltage V<sub>T1100 PC2 LvIX H</sub> and Low Voltage V<sub>T1100 PC2 LvIX L</sub>.
  - i V<sub>T1100\_PC2\_LvIX\_H</sub> is the average value over the 40% to 70% UI points in the fifth relevant bit (1s bit) in the 1100 portion of the qualifying pattern.
  - ii V<sub>T1100\_PC2\_LvIX\_L</sub> is the average value over the 40% to 70% UI points in the sixth relevant bit (0s bit) in the 1100 portion of the qualifying pattern.
- *i* Calculate the peak-to-peak voltage V<sub>T1100 PC2 LvIX PP</sub> using the equation:

V<sub>T1100\_PC2\_LvIX\_PP</sub> = V<sub>T1100\_PC2\_LvIX\_H</sub> - V<sub>T1100\_PC2\_LvIX\_L</sub>

*j* Calculate the Post-Cursor 2 ratio using the equation:

Post-Cursor 2 Ratio<sub>LvIX</sub> =  $V_{T1100_PC2_LvIX_PP} / V_{T1010_PC2_LvIX_PP}$ 

- 2 Compare the pre-emphasis delta of Post-Cursor 2 Level with the limits by repeating Step 1 with another Post-Cursor2 Level.
- 3 Calculate the pre-emphasis delta of Post-Cursor 2 Level using the equation:

Post-Cursor 2 Delta (Level 1 vs Level 0) =  $20 * Log_{10}$ [Post-Cursor 2 Ratio<sub>Lvl1</sub> / Post-Cursor 2 Ratio<sub>Lvl0</sub>]

Post-Cursor 2 Delta (Level 2 vs Level 1) =  $20 * Log_{10}$ [Post-Cursor 2 Ratio<sub>Lvl2</sub> / Post-Cursor 2 Ratio<sub>Lvl2</sub>]

Post-Cursor 2 Delta (Level 3 vs Level 2) = 20 \* Log<sub>10</sub>[Post-Cursor 2 Ratio<sub>Lvl3</sub> / Post-Cursor 2 Ratio<sub>Lvl2</sub>] 4 Report the measurement results.

## PASS Condition

Post Cursor 2 Verification Measurements

For Level 1 vs. Level 0 Pre-emphasis Post Cursor 2 settings: Resultant<sub>Lvl0\_to\_Lvl1</sub>  $\leq$  -0.45 dB For Level 2 vs. Level 1 Pre-emphasis Post Cursor 2 settings: Resultant<sub>Lvl1\_to\_Lvl2</sub>  $\leq$  -0.5 dB For Level 3 vs. Level 2 Pre-emphasis Post Cursor 2 settings: Resultant<sub>Lvl2 to Lvl3</sub>  $\leq$  -0.6 dB

Table 18 DisplayPort Main Link Transmitter TP2 Parameters

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
VTX-PREEMP_POST2-DELTA	Delta of Pre-emphasis Post Cursor2 Level 1 vs. Level 0	-0.45	-	-	dB	Measured on 2nd T <sub>BIT</sub> at Pre-emphasis Level O
	Delta of Pre-emphasis Post Cursor2 Level 2 vs. Level 1	-0.5	-	-	dB	Support for Pre-emphasis Post Cursor2 is optional
	Delta of Pre-emphasis Post Cursor2 Level 3 vs. Level 2	-0.6	-	-	dB	-

Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2a, Section 3.3.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

Expected/Observable Results

The measured pre-emphasis delta of Post-Cursor 2 for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Source Eye Diagram Test (TP3\_EQ)

Test ID

### For HBR:

- 1211001, 1211002, 1211003, 1211004 Eye Diagram Test (TP3\_EQ) PRBS7
- 1211011, 1211012, 1211013, 1211014 Eye Diagram Test with No Cable Model (TP3\_EQ) PRBS7

### For HBR2:

- 1215001, 1215002, 1215003, 1215004 Eye Diagram Test (TP3\_EQ) HBR2CPAT
- 1215011, 1215012, 1215013, 1215014 Eye Diagram Test with No Cable Model (TP3\_EQ) HBR2CPAT

### Test Overview

The objective of this test is to evaluate the waveform, ensuring that the timing variables and amplitude trajectories support the overall DP system objectives of the Bit Error Rate in data transmission.

### Test Conditions for Eye Diagram Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR (Informative) and HBR2
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	HBR – Level 2 HBR2 – Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	HBR – Level 0 HBR2 – Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	HBR – Level 0 HBR2 – Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	All test lanes are supported
Test Pattern	HBR-PRBS7 HBR2-HBR2CPAT
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Dperator ID Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s). (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Eye Diagram Test (TP3\_EQ)".

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	✓ 5.4 Gbps	
○ 2 Lanes ⊙ 4 Lanes	🗹 2.7 Gbps	C Enabled ⊙ Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
☑ Level 0	Swing 0	✓ Pre-emphasis 0
✓ Level 1	💌 Swing 1	Pre-emphasis 1
🗹 Level 2	🗹 Swing 2	Pre-emphasis 2
☑ Level 3	🔽 Swing 3	Pre-emphasis 3
HBR2 Preferred Setting w	ith Cable HBR2 F	Preferred Setting with No Cab
Swing 2/ Pre-emphasis 0/ F	PC2 0 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	*
Connection Type	Description	
O Differential Probe	Connection Type: There are two Differential connection models that are supported:	Î
C Single-Ended (A-B)		-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	<b>^</b>
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Lane 0
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

Measurement Procedure for HBR

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 6 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 7 Set up the parameters for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 8 Measure the jitter of the eye diagram using the Histogram.
- 9 Check for any signal trajectories that may have entered into the mask.
- 10 Report the measurement results.

Measurement Procedure for HBR2

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.

- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]:
  - a Pattern fold the equalized signal based on the High Level Voltage ( $\rm V_{HIGH})$  random noise configuration variable.
  - *b* Set up the vertical waveform histogram on the equalized signal to measure random noise of High Level Voltage (V<sub>HIGH</sub>).
  - c Measure the High Level Voltage (V<sub>HIGH</sub>) random noise based on the standard deviation of the waveform histogram.
  - *d* Pattern fold the equalized signal based on the Low Level Voltage (V<sub>LOW</sub>) random noise configuration variable.
  - e Set up the vertical waveform histogram on the equalized signal to measure the random noise of Low Level Voltage (V<sub>LOW</sub>).
  - f Measure the Low Level Voltage (V<sub>LOW</sub>) random noise based on the standard deviation of the waveform histogram.
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge and right edge.
- 8 Set up the vertical waveform histogram on the equalized signal eye diagram to measure the eye height from 0.375 UI to 0.625 UI.
- 9 Find the maximum eye height location of the eye diagram.
- 10 If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]:
  - a Set up the parameter of the jitter separation using the EZJIT Plus/Complete Software.
    - i Load the jitter separation parameter into EZJIT Plus/Complete Software based on the settings in the Configuration Variable.
    - ii Acquire the signal until 1,000,000 edges are analyzed.
  - b Note the value of the jitter component from the EZJIT Plus/Complete Software.
- 11 Create the eye mask based on the following criteria:
  - a If you select more than one lane (2 lanes or 4 lanes DUT configuration), the eye mask height and width is derate in the following manner, to include crosstalk as defined in DisplayPort 1.2b Compliance Test Specification:
    - i Eye Mask Width Derate (Crosstalk) = 0.04 UI
    - ii Eye Mask Height Derate (Crosstalk) = 0.014V
  - *b* If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]: eye mask height and width is derate as below to comprehend the noise/jitter extrapolated to BER 10<sup>-9</sup> for an Eye Diagram Test (TP3\_EQ) only acquiring 1e6 UI:
    - i Calculate the Eye Mask Width Derate (Random Jitter) using the equation:

Eye Mask Width Derate (Random Jitter) = 2.5 \* Random Jitter<sub>rms</sub>

ii Calculate the Eye Mask Height Derate (Random Noise) using the equation:

V<sub>HIGH</sub> Eye Mask Height Derate (Random Noise) = 2.5 \* V<sub>HIGH</sub> Random Noise<sub>rms</sub>

V<sub>LOW</sub> Eye Mask Height Derate (Random Noise) = 2.5 \* V<sub>LOW</sub> Random Noise<sub>rms</sub>

# NOTE

The factor 2.5 is the delta between BER  $10^{-6}$  (9.507) and  $10^{-9}$  (11.996) to comprehend the noise/jitter extrapolated to BER 10-9 as the Eye Diagram Test (TP3\_EQ) only acquiring 1e6 UI.

BER	N
10 <sup>-6</sup>	9.507
10 <sup>-7</sup>	10.399
10 <sup>-8</sup>	11.224
10 <sup>-9</sup>	11.996

c Place the eye mask height at the point of the maximum eye height found in Step 9.

*d* Calculate the Eye Mask Width:

Eye Mask Width = Eye Width Specification (0.38 UI) + Eye Mask Width Derate (Crosstalk) + 2 \* Eye Mask Width Derate (Random Jitter)

- e Calculate the Eye Mask Height:
  - V<sub>HIGH</sub> Eye Mask Height = {Eye Height Specification (0.09 UI) + Eye Mask Height Derate (Crosstalk)}/2 + V<sub>HIGH</sub> Eye Mask Height Derate (Random Noise)
  - V<sub>LOW</sub> Eye Mask Height = -{Eye Height Specification (0.09 UI) + Eye Mask Height Derate (Crosstalk)}/2 - V<sub>LOW</sub> Eye Mask Height Derate (Random Noise)
- 12 Set up the parameters for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - *b* Center the eye mask at the middle of the eye diagram.
  - c Run the eye mask until 1,000,000 UI are folded.
- 13 Measure the eye height of the eye diagram using the Histogram.
- 14 Measure the jitter of the eye diagram using the Histogram.
- 15 Calculate the eye width based on the measured jitter of the eye diagram.
- 16 Check for any signal trajectories that may have entered into the mask.
- 17 Report the measurement results.

### PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 19 and Table 20 show the voltage and time coordinates for the mask used for the eye diagram.

Mask Point	Bit	Bit Rate	
	Reduced (1.6 Gb/s)	High (2.7 Gb/s)	
1	0.375, 0.000	0.246, 0.000	
2	0.500, 0.023	0.500, 0.075	
3	0.625, 0.000	0.755, 0.000	
4	0.500, -0.023	0.500, -0.075	

### Table 19 Eye Diagram Mask Coordinates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 19 The Sink Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

Mask Point	Time (UI)	Voltage (V)
1	Any UI location (x), where the EYE width is open from x to $x + 0.38UI$	0.000
2	Any passing UI location between 0.375 and 0.625UI	0.0045
3	Point 1 + 0.38UI	0.0000
4	Same as Point 2	-0.0045

#### Table 20 Eye Diagram Mask Coordinates for TP3\_EQ (HBR2)




Figure 20 The Sink Eye Mask at TP3\_EQ (HBR2)

Mask Test: Zero mask failures.

### Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-25 for HBR and Table 3-18 for HBR2

### Expected/Observable Results

The measured eye diagram for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

### Source Total Jitter Test (TP3\_EQ)

Test ID

For HBR2:

- 1222001, 1222002, 1222003, 1222004 Total Jitter Test (TP3\_EQ) HBR2CPAT
- 1222011, 1222012, 1222013, 1222014 Total Jitter Test with No Cable Model (TP3\_EQ) HBR2CPAT
- 1221001, 1221002, 1221003, 1221004 Total Jitter Test (TP3\_EQ) D10.2
- 1221011, 1221012, 1221013, 1221014 Total Jitter Test with No Cable Model (TP3\_EQ) D10.2

Test Overview

The objective of this test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of 10<sup>-9</sup> or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	All test lanes are supported
Test Pattern	HBR2CPAT and D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

	lick
the <b>Test Setup</b> button. The <b>Test Setup</b> window displays.	

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Total Jitter Test (TP3\_EQ)".

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	✓ 5.4 Gbps	© Disabled
○ 2 Lanes ⊙ 4 Lanes	🗖 2.7 Gbps	C Enabled ⊙ Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	☑ Swing 0	✓ Pre-emphasis 0
✓ Level 1	💌 Swing 1	Pre-emphasis 1
🗹 Level 2	💌 Swing 2	Pre-emphasis 2
🗹 Level 3	🗹 Swing 3	Pre-emphasis 3
HBR2 Preferred Setting w	ith Cable HBR2P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC2 0 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

st Connection Setup	
Fixture Type	Description
003/ Tek TF-DP-TPA-P	Fixture Type:
De-Embed Fixture	Please select the Fixture Type
Connection Type	Description
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported
No of Channels	Description
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.
	<< Back Next >> Close

Differential Probe Channel Selection			
		Lan	ie 0 📃
		Channel 4	1
Legend			
	<< Bac	k Finish	Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

### PASS Condition

### Table 21 Total Jitter at TP3\_EQ (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
A <sub>p-p</sub>	0.580 UI*

\* The limits for the Total Jitter are derated by 0.04 UI from 0.62 UI in DisplayPort 1.2a Standard.

#### Table 22 Total Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
A <sub>p-p</sub>	0.40 UI

UI is Unit Interval.

### Test References

See:

### For HBR2CPAT

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

### For D10.2

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-18

### Expected/Observable Results

The measured total jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

### Source Deterministic Jitter Test (TP3\_EQ)

Test ID

- 1236001, 1236002, 1236003, 1236004 Deterministic Jitter Test (TP3\_EQ) HBR2CPAT
- 1236011, 1236012, 1236013, 1236014 Deterministic Jitter Test with No Cable Model (TP3\_EQ)
   HBR2CPAT
- 1235001, 1235002, 1235003, 1235004 Deterministic Jitter Test (TP3\_EQ) D10.2
- 1235011, 1235012, 1235013, 1235014 Deterministic Jitter Test with No Cable Model (TP3\_EQ)
   D10.2

### Test Overview

The objective of this test is to evaluate the deterministic jitter accompanying the data transmission. The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Deterministic Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	All test lanes are supported
Test Pattern	HBR2CPAT and D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

	lick
the <b>Test Setup</b> button. The <b>Test Setup</b> window displays.	

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the <b>DUT Definition Setup</b> window, select options based on the settings defined in "Test Conditions
	for Deterministic Jitter Test (TP3_EQ)"

Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	✓ 5.4 Gbps	C Disabled
○ 2 Lanes ⊙ 4 Lanes	🗌 2.7 Gbps	⊂ Enabled ⊙ Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	☑ Swing 0	✓ Pre-emphasis 0
🔽 Level 1	🔽 Swing 1	Pre-emphasis 1
🗹 Level 2	🔽 Swing 2	Pre-emphasis 2
🔽 Level 3	🗹 Swing 3	Pre-emphasis 3
HBR2 Preferred Setting with Cable HBR2 Preferred Setting with No Cable		
Swing 2/ Pre-emphasis 0/ PC2 0 💌		


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* 
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* •

Differential Probe Channel Selection	
	Channel 1 +
Legend	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

### PASS Condition

### Table 23 Deterministic Jitter at TP3\_EQ (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
A <sub>p-p</sub>	0.49 UI

#### Table 24 Deterministic Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)	
High-Bit Rate 2 (5.4 Gb/s per lane)		
A <sub>p-p</sub>	0.25 UI	

UI is Unit Interval.

### Test References

See:

### For HBR2CPAT

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

### For D10.2

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-18

### Expected/Observable Results

The measured deterministic jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Source Random Jitter Test (TP3\_EQ)

Test ID

- 1238001, 1238002, 1238003, 1238004 Random Jitter Test (TP3\_EQ) D10.2
- 1238011, 1238012, 1238013, 1238014 Random Jitter Test with No Cable Model (TP3\_EQ) -D10.2

### Test Overview

The objective of this test is to evaluate the random jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. The jitter is separated into each jitter components and the random jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Random Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	All test lanes are supported
Test Pattern	D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

	lick
the <b>Test Setup</b> button. The <b>Test Setup</b> window displays.	

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Random Jitter Test (TP3\_EQ)".

Lane Setting	Bit Rate	Spread Spectrum Clocking	
C 1 Lane	✓ 5.4 Gbps		
○ 2 Lanes ⊙ 4 Lanes	🗖 2.7 Gbps	C Enabled	
	🗖 1.62 Gbps		
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level	
☑ Level 0	Swing 0	Pre-emphasis 0	
✓ Level 1	💌 Swing 1	🛛 🔽 Pre-emphasis 1	
🗹 Level 2	🗹 Swing 2	Pre-emphasis 2	
🗹 Level 3	✓ Swing 3	Pre-emphasis 3	
HBR2 Preferred Setting with No Cable HBR2 Preferred Setting with No Cab			
Swing 2/ Pre-emphasis 0/ PC2 0 💌			


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.
De-Embed Fixture	Please select the Fixture Type
Connection Type	Description
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:
No of Channels	Description
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.

Differential Probe Channel Selection		Lane 0
Legend		Channel 1 •
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

### PASS Condition

### Table 25 Random Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
A <sub>p-p</sub>	0.23 UI

UI is Unit Interval.

### **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-18

### Expected/Observable Results

The measured random jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source AC Common Mode Test (Informative)

Test ID

12110001, 12110002, 12110003, 12110004 – AC Common Mode Test (Informative)

Test Overview

The objective of this test is to evaluate the AC Common Mode noise (unfiltered rms) of the differential data line of the DP interface.

Test Conditions for AC Common Mode Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis level supported subject to the constraints in Table 3-1 of the VESA DisplayPort 1.2a Standard
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	PRBS7

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID	
Device Type:	Description
Test Type:	Display/Port compliance application defines three categories for the type of device(s).
Source 💌	Device Type: DisplayPort compliance application defines three categories for the typ

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Single-Ended Tests.
  - c Click Next.

○       1 Lane         ○       2 Lanes         ○       2 Lanes         ○       4 Lanes         ✓       4 Lanes         ✓       1.62 Gbps         ✓       1.62 Gbps         ✓       Voltage Swing         ✓       Vertersor 2 Level         ✓       ✓         ✓       Level 0         □       ✓         □       Level 1         □       ✓         □       Level 2         □       Evel 3             HBR2 Preferred Setting with Cable	Lane Setting	Bit Rate	Spread Spectrum Clocking	
• 4 Lanes           • 2.7 Gbps           • Both             • 4 Lanes           • 2.7 Gbps           • Both             • 1.62 Gbps           • I.62 Gbps           • Pre-Emphasis Leve             • Level 0           • Swing 0           • Pre-emphasis 0             • Level 1           • Swing 1           • Pre-emphasis 2             • Level 3           • Swing 2           • Pre-emphasis 3             • HBR2 Preferred Setting with Cable           • HBR2 Preferred Setting with No Cable	O 1 Lane	✓ 5.4 Gbps	<u>−</u>	
Post Cursor 2 Level       Voltage Swing         Image: Level 0       Image: Swing 0         Image: Level 1       Image: Swing 1         Image: Level 2       Image: Swing 2         Image: Level 3       Image: Swing 2         Image: HBR2 Preferred Setting with Cable       HBR2 Preferred Setting with No Call		💌 2.7 Gbps		
Image: Constraint of the sector of the se		1.62 Gbps		
Level 1       Image: Swing 1       Image: Pre-emphasis 1         Level 2       Image: Swing 2       Image: Pre-emphasis 2         Level 3       Image: Pre-emphasis 3         HBR2 Preferred Setting with Cable       HBR2 Preferred Setting with No Call	Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level	
Level 2       Image: Swing 2         Level 3       Image: Swing 2         HBR2 Preferred Setting with Cable       HBR2 Preferred Setting with No Cable	Level 0	Swing 0	Pre-emphasis 0	
Level 3     Image: Swing 3     Image: Pre-emphasis 3       HBR2 Preferred Setting with Cable     HBR2 Preferred Setting with No Cable	🗖 Level 1	🔽 Swing 1	Pre-emphasis 1	
HBR2 Preferred Setting with Cable HBR2 Preferred Setting with No Ca	🗖 Level 2	🔽 Swing 2	Pre-emphasis 2	
	Level 3	Swing 3	Pre-emphasis 3	
	HBR2 Preferred Setting with Cable HBR2 Preferred Setting with No Cable			
Swing 2/ Pre-emphasis 0/ PC2 0 💌 📋 Swing 2/ Pre-emphasis 0/ PC2 0 💌	Swing 2/ Pre-emphasis 0/ PC2 0 💌 Swing 2/ Pre-emphasis 0/ PC2 0 💌			

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for AC Common Mode Test (Informative)".


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	<u> </u>
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
Oifferential Probe	Connection Type: There are two Differential connection models that are supported:	
C Single-Ended (A-B)	modes mar are supponed	-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

Single-Ended (SMA) Channel Selection		Lane 0+
		Channel 1 •
		Lane 0-
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click **Finish**. The **Set Up** tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input single-ended plus signal.
  - *b* Scale the vertical display of the input single-ended plus signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended plus signal.
  - *d* Verify the trigger and the amplitude of the input single-ended minus signal.
  - e Scale the vertical display of the input single-ended minus signal to the optimum value.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended minus signal.
  - g Measure the data rate of the input single-ended signal.
- 3 Create FUNC3 signal, which is the common mode signal of the input single-ended signal.
- 4 If the filter is enabled ["Filter" configuration variable set to "High Pass Filter", "Low Pass Filter" or "None" (Default)]:
  - a Create FUNC4 signal, which is the filtered FUNC3 signal by applying the High Pass filter or Low Pass filter on the FUNC3 signal based on the Configuration Variable.
- 5 Set up two display grids such that one grid displays the input single-ended signal while the other grid displays the common mode signal.
- 6 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
- 7 Set up the parameters for RMS voltage measurement of the common mode signal.
  - a Set up the V<sub>rms</sub> measurement for the common mode signal.
  - *b* Acquire the signal until 100,000 edges are measured.
- 8 Get the mean for the V<sub>rms</sub> measurement.
- 9 Report the measurement results.

### PASS Condition

For RBR and HBR:

AC Common Mode Voltage  $\leq$  20mV

For HBR2:

AC Common Mode Voltage < 30mV

### **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.10
- VESA DisplayPort Standard Version 1, Revision 2a, Section 9.2, Table 9-6

### Expected/Observable Results

The measured AC common mode noise for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Intra-Pair Skew Test (Informative)

Test ID

12100001, 12100002, 12100003, 12100004 – Intra-Pair Skew Test (Informative)

### Test Overview

The objective of this test is to evaluate the skew or time delay between respective sides of a differential data lane in the DP interface.

Test Conditions for Intra-Pair Skew Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR or HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
	For one lane operation:
	Lane 0+ to Lane 0-
	For two lane operation:
	Lane O+ to Lane O-
	Lane 1+ to Lane 1-
	For four lane operation:
	Lane O+ to Lane O-
	Lane 1+ to Lane 1-
	Lane 2+ to Lane 2-
	Lane 3+ to Lane 3-
Test Pattern	D10.2

Test Setup

1

After you select the options in the Test Specification and Test Selection area of the Set Up tab, click
the Test Setup button. The Test Setup window displays.

Device ID Operator ID Project ID	Comments		
Device Type: Source Test Type: Single-Ended Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source		

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Single-Ended Tests.
  - c Click Next.

3	On the <b>DUT Definition Setup</b> window, select options based on the settings defined in "Test Conditions
	for Intra-Pair Skew Test (Informative)"

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	✓ 5.4 Gbps	© Disabled
<ul> <li>○ 2 Lanes</li> <li>● 4 Lanes</li> </ul>	🗖 2.7 Gbps	C Enabled ⊙ Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
☑ Level 0	Swing 0	Pre-emphasis 0
🗖 Level 1	🔲 Swing 1	🗌 🔲 🗖 Pre-emphasis 1
🗖 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
HBR2Preferred Setting #	vith Cable HBR2 P	eferred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC2 0 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

Fixture Type	Description		
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	*	
De-Embed Fixture	Please select the Fixture Type	-	
Connection Type	Description		
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	•	
No of Channels	Description		
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* 	

		Lane O+	•
1	 Cha	Lane O-	-

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click **Finish**. The **Set Up** tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Source Tests" on page 62 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input single-ended plus signal.
  - *b* Scale the vertical display of the input single-ended plus signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended plus signal.
  - d Verify the trigger and the amplitude of the input single-ended minus signal.
  - e Scale the vertical display of the input single-ended minus signal to the optimum value.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended minus signal.
  - g Measure the data rate of the input single-ended signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
- 4 Set up the parameters to perform High Level Voltage (V<sub>HIGH</sub>) and Low Level Voltage (V<sub>LOW</sub>) for each input single-ended signal.
  - a Scale the vertical display of the input single-ended signal to optimum value.
  - b Acquire the signal for 100 waveforms.
  - c Find VHIGH by measuring the average voltage at 0.06 UI to 0.75 UI of the High Level.
  - *d* Find VLOW by measuring the average voltage at 0.06 UI to 0.75 UI of the Low Level.
  - e Calculate the Transition Voltage (V<sub>Trans</sub>) using the equation:

### $V_{Trans} = (V_{HIGH} + V_{LOW}) / 2$

- 5 Set up the parameters for the intra-pair skew measurement:
  - a Set up the measurement threshold for each single-ended data signal based on the measured Transition Voltage.
  - *b* Set up InfiniiScan to trigger on the desired pattern.
  - c Set up delta time measurement to measure time difference between the rising edge of the data true signal (D+) and the complement's (D-) falling edge:

D+Transition\_High - D-Transition\_Low

*d* Set up delta time measurement to measure time difference between the falling edge of the data true signal (D+) and the complement's (D-) rising edge:

### D+<sub>Transition\_Low</sub> - D-<sub>Transition\_High</sub>

- e Acquire the signal until you measure 100 edges.
- *f* Calculate the intra-pair skew using the equation:

Intra-Pair Skew = {1/Number of Edges}

∑ {[(D+<sub>Transition High</sub> - D-<sub>Transition Low</sub>) + (D+<sub>Transition Low</sub> - D-<sub>Transition High</sub>)] / 2}

6 Report the measurement results.

### PASS Condition

### Intra Pair Skew $\leq$ 30 ps

### Test References

### See:

• VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.5

• VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

Expected/Observable Results

The measured intra-pair skew for the test signal shall be within the conformance limits as specified in the specification mentioned under the "Test References" section for this test.

## 3 DisplayPort 1.2 Source Tests

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 4 DisplayPort 1.2 Sink Tests

Overview / 184 Sink Eye Diagram Test / 189 Sink Total Jitter Test / 196 Sink Non-ISI Jitter Test / 202



# Overview

Test Point Definition for DisplayPort 1.2 (1.2b) Sink Tests



Sink Tests are meant only for the Test Automation of DisplayPort Receiver Tests (Keysight N4990A-155 or BIT-2051-0155-0).

Test the Sink DUT at Test Point 3(TP3) as shown in Figure 21. Unless specifically stated under the Test Conditions, all supported lanes for the DUT shall be evaluated:




Figure 21 Test Point 3 Connection for DisplayPort 1.2 Sink Tests

Table 26 defines the test point fixtures and instruments used for DisplayPort 1.2 (1.2b) Sink Tests:

Table 26 Test Point Fixtures and Instruments for DisplayPort 1.2 Sink Tests

Test Requirement	Device Used
Test Point Access Fixture	DisplayPort Test Point Adapter For DisplayPort Connector • Wilder Technologies DP-TPA-R* For mini DisplayPort Connector • Wilder Technologies mDP-TPA-R* • Luxshare ICT mDP Plug (mDP-TPA-R)** • *Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters. • **Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Point Adapters.
Signal Analyzer	Infiniium Series Oscilloscope

Calibration of Stress Signal

Stressed Signal Generator (SSG) Includes RJ, Data SJ, and ISI Data Mating Test Point Access Fixtures

Figure 22 for RBR and Figure 23 for HBR and HBR2.

For the calibration of the stress signal, you must test the stress signal in the manner shown in the

Figure 22 Test Point 3 Connection for Stress Signal Calibration of RBR




Figure 23 Test Point 3 Connection for Stress Signal Calibration of HBR and HBR2

Table 27 defines the Test Point 3 Connections for Stress Signal Calibration:

Table 27 Test Point Connections for Stress Signal Calibration

Test Requirement	Device Used
Stress Signal Generator (SSG)	Bit Error Rate Tester
	<ul> <li>N4903B J-BERT High Performance Serial BERT</li> </ul>
	<ul> <li>M8020A J-BERT High Performance BERT</li> </ul>
Test Point Access Fixture	DisplayPort Test Point Adapter
	For DisplayPort Connector
	<ul> <li>Wilder Technologies DP-TPA-R*</li> </ul>
	For mini DisplayPort Connector
	<ul> <li>Wilder Technologies mDP-TPA-R*</li> </ul>
	<ul> <li>Luxshare ICT mDP Plug (mDP-TPA-R)**</li> </ul>
	<ul> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder</li> </ul>
	Technologies Test Point Adapters.
	<ul> <li>**Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Poin Adapters.</li> </ul>
Jitter Measurement Device (JMD)	Infiniium Series Oscilloscope

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Sink Tests

Perform the following steps before you run the compliance tests on the sink device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.

Task Flow _	Set Up Select Tests Configure Connect DisplayPort Compliance Test Ap		esults   Html Report
	Source Tests Setup		
Select Tests	1.2b ▼ CAL	Test Selection wsical Layer Tests JX PHY and Inrush Tests val Mode Tests	Test Setup Test Setup Incomplete
	DisplayPort Test Controller Ur Script File: C:\Program Files (x86)\Keysi	nigrafDPTC  and the second sec	Configure
Run Tests	AUX Channel Controller Mode Standard DP Test Mode	nk Training Mode	Launch GUI

3 On the DisplayPort Compliance Test Application, click the Set Up tab (see Figure 24).

Figure 24 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.2b Standards, select **1.2b** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

Probing/Connection Set Up for DisplayPort 1.2 Sink Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 25 Sample connection diagram for DisplayPort 1.2 Sink Tests

# Sink Eye Diagram Test

Test ID

## 12140001, 12140002, 12140003, 12140004 - Sink Eye Diagram Test

### Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the following specifications for degradation:

- · Voltage Level:
  - 90mV peak to peak +/- 10% for HBR2 at TP3\_EQ (Table 3-18, DP1.2a)
  - 150mV peak to peak +/- 10% for HBR at TP3\_EQ (Table 3-25, DP1.2a)
  - 46mV peak to peak +/- 10% for RBR at TP3 (Table 3-26, DP1.2a)

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR, HBR2-TP3_EQ
Bit Rate	All bit rates supported (RBR, HBR and HBR2)
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	RBR, HBR-PRBS7 HBR2-HBR2CPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID   Device Type:  Sink  Test Type:  Differential Tests  (1) Source  Differential Tests  Different		
Sink            Test Type:         Device Type:           DisplayPort compliance application         defines three categories for the type           Differential Text         of device(s)	Project ID	
Test Type: DisplayPort compliance application defines three categories for the type of device(s)		
P	Test Type:	DisplayPort compliance application defines three categories for the type of device[s].
		of device(s)

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** automatically grays out.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Eye Diagram Test".

DUT Definition Setup		
DUT Definition Setting		
Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	✓ 5.4 Gbps	Disabled
© 2 Lanes ⊙ 4 Lanes	🗖 2.7 Gbps	C Enabled
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0 Level 1 Level 2 Level 3	Swing D Swing 1 Swing 2 Swing 3	<ul> <li>✓ Pre-emphasis 0</li> <li>□ Pre-emphasis 1</li> <li>□ Pre-emphasis 2</li> <li>□ Pre-emphasis 3</li> </ul>
	<< Back	Next >> Close


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

est Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

Differential Probe Channel Selection		
		Lane 0
		Channel 1 -
Legend		
	<< Back	<b>Finish</b> Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Sink Tests" on page 186 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer).
  - a Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 8 Set up the parameter for the Mask Test.
  - *a* Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Check for any signal trajectories that may have entered into the mask.
- 11 Report the measurement results.

#### PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 28 shows the voltage and time coordinates for the mask used for the eye diagram.

Mask Point	Bit Rate	
	Red uced (1.6 Gb/s)	High (2.7 Gb/s)
1	0.375, 0.000	0.246, 0.000
2	0.500, 0.023	0.500, 0.075
3	0.625, 0.000	0.755, 0.000
4	0.500, -0.023	0.500, -0.075

### Table 28 Eye Diagram Mask Coordinates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 26 The Sink Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

Mask Point	Time (UI)	Voltage (V)
1	Any UI location (x), where the EYE width is open from x to $x + 0.38UI$	0.000
2	Any passing UI location between 0.375 and 0.625UI	0.0045
3	Point 1 + 0.38UI	0.0000
4	Same as Point 2	-0.0045

#### Table 29 Eye Diagram Mask Coordinates for TP3\_EQ (HBR2)




Figure 27 The Sink Eye Mask at TP3\_EQ (HBR2)

Mask Test: Zero mask failures.

#### Test References

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-26 for RBR, Table 3-25 for HBR and Table 3-18 for HBR2

#### Expected/Observable Results

The measured eye diagram for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# Sink Total Jitter Test

Test ID

#### 12210001, 12210002, 12210003, 12210004 - Sink Total Jitter Test

#### Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the specifications for degradation.

The jitter is separated into each jitter components and the total jitter is estimated to 10<sup>-9</sup> BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR, HBR2-TP3_EQ
Bit Rate	All bit rates supported (RBR, HBR and HBR2)
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	RBR, HBR-PRBS7 HBR2-HBR2CPAT

Test Setup

1

After you select the options in the Test Specification and Test Selection area of the Set Up tab, click
the Test Setup button. The Test Setup window displays.

Device ID Operator ID Project ID	Comments
Device Type: Sink Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** automatically grays out.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Total Jitter Test".

DUT Definition Setup		
DUT Definition Setting		
Lane Setting	Bit Rate	Spread Spectrum Clocking
O 1 Lane	✓ 5.4 Gbps	© Disabled
○ 2 Lanes ⊙ 4 Lanes	🗖 2.7 Gbps	Enabled
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🔽 Level 0	Swing 0	✓ Pre-emphasis 0
Level 1	🗖 Swing 1	Pre-emphasis 1
Level 2	Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
	<< Back	Next >> Close


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup	
De-Embed Fixture	Please select the Fixture Type	
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	
	<< Back Next >> Close	

Differential Probe Channel Selection	
	Lane 0 Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Sink Tests" on page 186 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer)
  - a Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

## PASS Condition

The calibrated EYE opening of the signal applied:

- For HBR2: 90mV measured at TP3\_EQ
- For HBR: 150mV measured at TP3\_EQ
- For RBR: 46mV measured at TP3

#### Table 30 Total Jitter (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane) at TP3_EQ	
A <sub>p-p</sub>	0.580 UI*

\* The limits for the Total Jitter are derated by 0.04 UI from 0.62 UI in DisplayPort 1.2a Standard.

#### Table 31 Total Jitter (for PRBS7)

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.491 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.750 UI

UI is Unit Interval.

### **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Sink Non-ISI Jitter Test

Test ID

#### 12220001, 12220002, 12220003, 12220004 - Non-ISI Jitter Test

#### Test Overview

The objective of the test is to evaluate the Non ISI jitter accompanying the data transmission at either an explicit bit error rate of 10<sup>-9</sup> or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the specifications for degradation.

The jitter is separated into each jitter components and the total jitter is estimated to 10<sup>-9</sup> BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Calculate Non-ISI Jitter using the following equation:

```
Non-ISI Jitter = TJ - ISI Jitter
```

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Non-ISI Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR, HBR2-TP3_EQ
Bit Rate	All bit rates supported (RBR, HBR and HBR2)
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	RBR, HBR–PRBS7 HBR2–HBR2CPAT

Test Setup

1

After you select the options in the Test Specification and Test Selection area of the Set Up tab, click
the Test Setup button. The Test Setup window displays.

Device ID Operator ID Project ID	Comments
Device Type: Sink ▼ Test Type: Differential Tests ▼	Description Device Type: DisplayPort compliance application delines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** automatically grays out.
  - c Click Next.

3

On the <b>DUT Definition Setup</b> window, select options based on the settings defined	in "Test Conditions
for Non-ISI Jitter Test".	

○ 1 Lane       I 5.4 Gbps       I isabled         ○ 2 Lanes       □ 2.7 Gbps       I isabled         I 1.62 Gbps       I isabled	Lane Setting	Bit Rate	Spread Spectrum Clocking
Image: Second state of the s		✓ 5.4 Gbps	
Voltage Swing     Pre-Emphasis Level       Image: Swing 0     Image: Swing 1       Image: Level 1     Swing 2		🗖 2.7 Gbps	C Enabled
✓ Level 0       ✓ Swing 0       ✓ Pre-emphasis 0         □ Level 1       □ Swing 1       □ Pre-emphasis 1         □ Level 2       □ Swing 2       □ Pre-emphasis 2		🗖 1.62 Gbps	
Level 1         Swing 1         Pre-emphasis 1           Level 2         Swing 2         Pre-emphasis 2	Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 2     Swing 2     Pre-emphasis 2	🗹 Level 0	Swing 0	Pre-emphasis 0
	🗖 Level 1	🗖 Swing 1	Pre-emphasis 1
Level 3 Swing 3 Pre-emphasis 3	🗖 Level 2	🔲 Swing 2	Pre-emphasis 2
	Level 3	Swing 3	Pre-emphasis 3
	Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* 
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* 

Differential Probe Channel Selection	
	Lane 0 Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Sink Tests" on page 186 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer)
  - a Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

## PASS Condition

The calibrated EYE opening of the signal applied:

- For HBR2: 90mV measured at TP3\_EQ
- For HBR: 150mV measured at TP3\_EQ
- For RBR: 46mV measured at TP3

#### Table 32 Non ISI Jitter (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane) at TP3_EQ	
A <sub>p-p</sub>	-

#### Table 33 Non ISI Jitter (for PRBS7)

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.330 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.180 UI

UI is Unit Interval.

### **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

Expected/Observable Results

The measured Non ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

### 4 DisplayPort 1.2 Sink Tests

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 5 DisplayPort 1.2 Cable Tests

Overview / 210 Cable Eye Diagram Test / 214 Cable Total Jitter Test / 220 Cable Non-ISI Jitter Test / 225



# Overview

Test Point Definition for DisplayPort 1.2 (1.2b) Cable Tests



Cable Tests are meant only for the Test Automation of DisplayPort Receiver Tests (Keysight N4990A-155 or BIT-2051-0155-0).

Test the Cable DUT at Test Point 3 (TP3) as shown in Figure 28. Unless specifically stated under the Test Conditions, all supported lanes for the DUT shall be evaluated:




Figure 28 Test Point 3 Connection for DisplayPort 1.2 Cable Tests

Table 34 defines the test point fixtures and instruments used for DisplayPort 1.2 (1.2b) Cable Tests:

 Table 34
 Test Point Fixtures and Instruments for DisplayPort 1.2 Cable Tests

Test Requirement	Device Used
Stimulus Instrument	Pulse Pattern Generator • N4903B J-BERT High Performance Serial BERT • M8020A J-BERT High Performance BERT
Test Point Access Fixture	DisplayPort Test Point Adapter For DisplayPort Connector • Wilder Technologies DP-TPA-R* For mini DisplayPort Connector • Wilder Technologies mDP-TPA-R* • Luxshare ICT mDP Plug (mDP-TPA-R)** • *Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters. • **Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Point Adapters.
Signal Analyzer	Infiniium Series Oscilloscope

Table 35 defines the input signal parameters applied by the stimulus instrument at TP2:

# Table 35 Input Signal Parameters by Stimulus Instrument

RBR	<ul> <li>Reference Table 3-22 and Table 3-24, DP 1.2a</li> <li>Edge Rate (20-80): 155-165ps (260mUI)</li> <li>Eye Height: 400mV</li> <li>Total Jitter: 270mUI</li> <li>ISI: 100mUI</li> <li>Random Jitter (rms): 7.9mUI</li> <li>Sinusoidal Jitter: ~75mUI at 20MHz (Adjust to achieve Total Jitter)</li> </ul>
HBR	<ul> <li>Reference Table 3-22 and Table 3-23, DP 1.2a</li> <li>Edge Rate (20-80): 90-100ps (260mUI)</li> <li>Eye Height: 350mV</li> <li>Total Jitter: 420mUI <ul> <li>ISI: 144mUI</li> <li>Random Jitter (rms): 13.2mUI</li> <li>Sinusoidal Jitter: ~117mUI at 20MHz (Adjust to achieve Total Jitter)</li> </ul> </li> </ul>

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Cable Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.
- 3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 29).

Task Flow	5et Up     Select Tests     Configure     Connect     Run Tests     Automation     F       DisplayPort Compliance Test Application	Results   Html Report	
Source Tests Setup			
Select Tests	Test Specification     Test Selection       Image: Constraint of the set	Test Setup Test Setup Incomplete	
Connect	DisplayPort Test Controller UnigrafDPTC   Enable Auto		
$-\Psi$	Script File: C:\Program Files (x86)\Keysight\Infiniium\App Browse	Configure	
Run Tests	AUX Channel Controller Mode     Standard DP Test Mode     Link Training Mode	Launch GUI	

Figure 29 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.2b Standards, select **1.2b** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.

- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

#### Probing/Connection Set Up for DisplayPort 1.2 Cable Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 30 Sample connection diagram for DisplayPort 1.2 Cable Tests

# Cable Eye Diagram Test

Test ID

12150001, 12150002, 12150003, 12150004 - Cable Eye Diagram Test

# Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 35
Crosstalk Signal Parameter	Quarter-rate clock signal (D24.3 pattern) is injected to lanes other than the lane under test. The characteristics of the aggressor signals are: Pattern-D24.3 Bit Rate-(Same as lane under test) Voltage Amplitude-(Same as lane under test) • RBR-400mV • HBR-350mV Edge Rate (20-80)-130ps at TP3

Test Setup

1

After you select the options in the Test Specification and Test Selection area of the Set Up tab, click
the Test Setup button. The Test Setup window displays.
Tack Salar

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** automatically grays out.
  - c Click Next.

3	On the <b>DUT Definition Setup</b> window, select options based on the settings defined in "Test Conditions
	for Eye Diagram Test".

DUT Definition Setup DUT Definition Setting			
Lane Setting	Bit Rate	Spread Spectrum Clocking	
C 1 Lane	5.4 Gbps	© Disabled	
○ 2 Lanes ● 4 Lanes	🗹 2.7 Gbps	C Enabled	
	🗖 1.62 Gbps		
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level	
🔽 Level 0		Pre-emphasis 0	
Level 1	🔲 Swing 1	Pre-emphasis 1	
Level 2	Swing 2	Pre-emphasis 2	
Level 3	Swing 3	Pre-emphasis 3	
	<< Back	Next >> Close	


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

Connection Setup		
Fixture Type	Description	1
003/ Tek TF-DP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	1
De-Embed Fixture	Please select the Fixture Type	
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported	]
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	)
		_
	<< Back Next >> Clo	se

Differential Probe Channel Selection		
		Lane 0 Channel 1 -
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Cable Tests" on page 212 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - *a* Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 8 Set up the parameter for the Mask Test.
  - *a* Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Check for any signal trajectories that may have entered into the mask.
- 11 Report the measurement results.

#### PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 36 shows the voltage and time coordinates for the mask used for the eye diagram.

Mask Point	Bit Rate	
	Red uced (1.6 Gb/s)	High (2.7 Gb/s)
1	0.375, 0.000	0.246, 0.000
2	0.500, 0.023	0.500, 0.075
3	0.625, 0.000	0.755, 0.000
4	0.500, -0.023	0.500, -0.075

#### Table 36 Eye Diagram Mask Coordinates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 31 The Cable Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

Mask Test: Zero mask failures.

#### **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.3
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-26 for RBR, Table 3-25 for HBR and Table 3-18 for HBR2

Expected/Observable Results

The measured eye diagram for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

## Cable Total Jitter Test

Test ID

12230001, 12230002, 12230003, 12230004 - Cable Total Jitter Test

#### Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 35

Test Setup

1

After you select the options in the Test Specification and Test Selection area of the Set Up tab, click
the Test Setup button. The Test Setup window displays.
Tack Salar

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** automatically grays out.
  - c Click Next.

3	On the <b>DUT Definition Setup</b> window, select options based on the settings defined in "Test Conditions
	for Total Jitter Test".

Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	🗖 5.4 Gbps	© Disabled
○ 2 Lanes ⊙ 4 Lanes	🔽 2.7 Gbps	C Enabled
	🔲 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	Pre-emphasis 0
Level 1	🔲 Swing 1	🔲 🔲 Pre-emphasis 1
Level 2	🔲 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	•
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* *
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Lane 0 Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Cable Tests" on page 212 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - *a* Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

#### PASS Condition

Table 37	Total Jitter

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.491 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.750 UI

UI is Unit Interval.

#### **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.4
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

#### Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Cable Non-ISI Jitter Test

Test ID

#### 12240001, 12240002, 12240003, 12240004 - Cable Non-ISI Jitter Test

#### Test Overview

The objective of the test is to evaluate the Non-ISI jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Calculate Non-ISI Jitter using the following equation:

Non-ISI Jitter = TJ - ISI Jitter

Test Conditions for Non-ISI Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 35

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID Device Type: Description
Device Type: Description
Cable
Test Type:     DisplayPort compliance application:       Differential Tests     (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** automatically grays out.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Non-ISI Jitter Test".

OUT Definition Setup		
DUT Definition Setting		
Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	5.4 Gbps	© Disabled
○ 2 Lanes ⊙ 4 Lanes	💌 2.7 Gbps	C Enabled
	🔲 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	✓ Pre-emphasis 0
Level 1	🔲 Swing 1	Pre-emphasis 1
Level 2	🔲 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
	<< Back	Next >> Close


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of Oscilloscope channels.

	_	
Fixture Type	Description	
003/ Tek TF-DP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	•
	<< Back Next>>	Close

Differential Probe Channel Selection	
	Lane 0 Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Cable Tests" on page 212 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASF</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

#### PASS Condition

#### Table 38 Non ISI Jitter

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.330 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.180 UI

UI is Unit Interval.

#### **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.4
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

#### Expected/Observable Results

The measured Non-ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

#### 5 DisplayPort 1.2 Cable Tests

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

## 6

# DisplayPort 1.2 AUX Channel Tests

Overview / 232 Setting Up for AUX PHY and Inrush Tests / 235 AUX Channel Unit Interval Test / 243 AUX Channel Eye Test / 245 AUX Channel Peak-to-Peak Voltage Test / 247 AUX Channel Eye Sensitivity Calibration Test / 249 AUX Channel Eye Sensitivity Test / 251

This section describes the normative and informative AUX Channel physical layer tests and inrush tests for compliance verification of DisplayPort1.2 source and sink.



## Overview

Test Point for AUX Channel Tests

You must test the Source devices at Test Point 2 (TP2) while the Sink devices must be tested at Test Point 3 (TP3). See Figure 32.




Figure 32 Test Point Connections for AUX Channel Tests

Table 39 defines the test point fixtures and instruments used for AUX Channel Tests:

Table 39 Test Point Fixtures and Instruments for AUX Channel Tests

Test Requirement	Device Used
Test Point Access Fixture	DisplayPort Test Point Adapter For DisplayPort Connector Wilder Technologies DP-TPA-P* W2641B DisplayPort Test Point Access Adapter For mini DisplayPort Connector Wilder Technologies mDP-TPA-P* Luxshare ICT mDP Plug (mDP-TPA-P)** *Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters. **Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Point Adapters.
Signal Analyzer	Infiniium Series Oscilloscope
Stimulus	<ul> <li>Stimulus must be applied to the DUT to cause AUX Channel transactions to occur. This stimulus shall not be included in or affect the measurements.</li> <li>Reference Sink needed as stimulus for the Source DUT:</li> <li>Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Reference Source needed as stimulus for the Sink DUT:</li> <li>Unigraf DPT-200 Compact Sized DisplayPort Reference Source</li> </ul>

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 AUX Channel Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.

DisplayPort DisplayPort 1* File View Tools Help		
Task Flow _ Set Up Select Tests Configure	e   Connect   Run Tests   Automation   R	esults   Html Report
Set Up DisplayPort Compliance	Test Application	
Source Tests Setup		
Test Specification	Test Selection	
1.2b	C Physical Layer Tests	Test Setup
	<ul> <li>AUX PHY and Inrush Tests</li> <li>Dual Mode Tests</li> </ul>	Test Setup Incomplete.
Configure	nly	
Connect DisplayPort Test Control	oller UnigrafDPTC 🔹	Enable Automation
Script File: C:\Program Files	(x86)\Keysight\Infiniium\App Browse	Configure
Run Tests G Standard DP Test Mode	fode C Link Training Mode	Launch GUI
☑ 0 Tests Follow instructions to describe your test	environment Connection: UNKNOWN	

3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 33).

Figure 33 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.2b Standards, select **1.2b** from the drop-down options in the **Test Specification** area and select **AUX PHY and Inrush Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the Set Up tab, click the Select Tests tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the Set Up tab and the Test Setup dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

#### 6 DisplayPort 1.2 AUX Channel Tests

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

## Setting Up for AUX PHY and Inrush Tests

Perform the following steps before you run the Auxiliary Channel and Inrush tests on the source or sink device:

1 After you select **AUX PHY and Inrush Tests**, click the **Test Setup** button on the **Set Up** tab.

Task Flow		Connect   Run Tests   Automation   R	esults   Html Report
Set Up	DisplayPort Compliance	Test Application	
	Source Tests Setup		
<b>₩</b>	Test Specification	Test Selection	
Select Tests		O Physical Layer Tests	Test Setup
$\downarrow$	1.2b 💌	AUX PHY and Inrush Tests	Test Setup Incomplete
Configure		O Dual Mode Tests	Tex Serup Incomplete
	Show Normative Tests On	ıly	
$-\Psi_{-}$		-	
Connect	DisplayPort Test Contro	ller UnigrafDPTC 🔽	Enable Automation
$-\mathbf{V}$	Script File: C:\Program Files (;	x86)\Keysight\Infiniium\App Browse	Configure
Run Tests	AUX Channel Controller M		
	Standard DP Test Mode	Link Training Mode	Launch GUI

2 On the **DUT/Connectivity** page, select **Source** or **Sink** in the **DUT Type** area. In the **Reference Device** area, select **Yes** if a reference sink/source is attached to device under test during testing. Click **Next**.

DUT Type	Description
© Source	Select the type of device being
© Sink	tested.
For AUX Channel Tests:	Description
Reference Device	Indicate if a Reference Sink is
Yes	attached during AUX channel
No	testing of a Source.

3 On the **Connection Setup** page, depending on the probe connection you are using, select either **Differential Probe** or **Single-Ended** in the **Connection Type** area and in the **Connection** area, select the Oscilloscope channel that is connected to the Auxiliary Lane.

ux Test Suite Setup	
Connection Setup	
	_
Connection Type      O Differential Probe	
C Single-Ended	
Connection	
AUX Lane Connected To: Channel 1	
1	1
<< Back Next >>	ок
Next >>	

		labeli			
Hold Off Time:	300	us			
Settings					
Trigger Level:	50 m <sup>V</sup>	V P	robe Offset	0	mV
Vertical Scale:	200 m <sup>V</sup>	v			
Offset:	0 m\	/			
Threshold					
Upper Thresho	d 50	mV			
Lower Thresho	ld -50	mV			
Learn	Verify	1	Save		Load

4 On the **Trigger Setup** page, define the Oscilloscope parameters to trigger on an Auxiliary signal during testing.

**Hold Off Time** – The Oscilloscope minimum hold off time before triggering the next waveform. Note that any Auxiliary transaction from the source must receive a reply from the sink in 400 us, else such a transaction is considered a timeout. Hold off time, in such cases, represents the minimum idle time before each AUX transaction is initialized. It is defaulted to 300 us which is a safe timing value for most devices tested in the lab. Most devices respond much faster than 300 us.

**Trigger Level** – The AUX Channel signal level on which to trigger. Note that for a bi-directional signal (where a reference sink is attached), you must set the trigger level such that it crosses both the source command and the sink reply signal. Figure 34 and Figure 35 shows correct and incorrect trigger levels.




Figure 34 Correct Trigger Level





Figure 35 Incorrect Trigger Level

**Vertical Scale** – The Oscilloscope vertical scale. Set the vertical to make sure that all signals are visible on the oscilloscope display.


**Offset** – Set the offset so that the center point is aligned with the center of the oscilloscope display.

**Upper Threshold/Lower Threshold** — The threshold level of signal must be set properly so that both upper and lower thresholds cross both the source and sink signals when the DUT is attached with a reference sink. The threshold levels are important parameters because they are used for edge detection when decoding a source command from a sink reply. Figure 36 and Figure 37 shows correct and incorrect threshold levels.



#### Figure 36

Correct Threshold set






Figure 37 Wrong Thresholds set

- c On the **Trigger Setup** page, you may click the **Learn** button, which guides you through getting the trigger setup parameters. However, please note that the learning guide may not necessarily work many a times because the actual Auxiliary signals may vary for different manufacturers. Keysight recommends that you must check to make sure that the parameters are correctly set as previously described.
- d Click **Verify** and follow the instructions, if you wish to check the AUX Channel trigger.
- e You may **Save** or **Load** the trigger setup configuration as a \*.tsf file.
- 5 On the **Acquisition Mode** page, either **Finish** the setup wizard or enable **Offline Mode**, which is de-selected, by default. Offline Mode lets you save the waveform files so that you can avoid the manual process to initiate Auxiliary transactions during the time of test runs.

6 If you enable **Offline Mode**, define the number of waveforms to be saved. If required, click **Start Acquisition** to start capturing and saving waveforms.

Save waveform for:	
<ul> <li>AUX Channel Tests</li> <li>AUX Calibration Test</li> </ul>	
AUX Calibration Test AUX Sensitivity Tests	
Number of Acquisition: 10	
Start Acquisition	

- 7 Click **Finish** to close the setup wizard. The **Set Up** tab displays.
- 8 Click the **Select Tests** tab and select the AUX Channel tests you want to run.

Probing/Connection Set Up for AUX Channel Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests. When performing the Source AUX Channel tests, a Reference Sink device is required. Similarly, when performing the Sink AUX Channel tests, a Reference Source device is required.





Figure 38 Sample connection diagram for source AUX channel tests with source DUT connected to a reference sink








Figure 40 Sample connection diagram for sink AUX channel tests with sink DUT connected to a reference source

## AUX Channel Unit Interval Test

Test ID

125000 - AUX Channel Unit Interval Test (Source)

125010 – AUX Channel Unit Interval Test (Sink)

#### Test Overview

The objective of the test is to evaluate the AUX Channel waveform, ensuring that the overall variation of the Manchester transaction Unit Interval stays within the specification limits.

#### **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Set up the parameter of the measurement trend:
  - a Set up the Unit Interval measurement for the differential AUX Channel signal.
  - b Set up the frequency measurement for the Clock signal.
  - c Set up the measurement trend.
- 6 Set up the waveform Histogram on the measurement trend:
  - a Initialize AUX Channel transactions and acquire the differential AUX Channel signal.
  - *b* Identify the first and the last points for the desired transaction.
  - c Zoom-in on the desired transaction.
  - *d* Set up the Vertical Waveform Histogram on the measurement trend within the desired transaction.
  - e Obtain the measurement for the mean, maximum and minimum values of the waveform Histogram.
- 7 Repeat step 6 ten times.
- 8 Report the measurement results.

PASS Condition

Manchester Transaction Unit Interval (UI<sub>MAN</sub>):

Minimum = 0.4 µsec

Maximum = 0.6 µsec

**Test References** 

See:

• VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2, Table 3-6

Expected/Observable Results

The measured unit interval for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## AUX Channel Eye Test

Test ID

125001 – AUX Channel Eye Test (Source)

125011 – AUX Channel Eye Test (Sink)

#### Test Overview

The objective of this test is to evaluate the transmitter AUX Channel waveform, ensuring that the timing variables and amplitude trajectories support the overall DP system objectives of the Bit Error Rate in data transmission.

#### **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 6 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the waveform Histogram on the AUX Channel eye diagram to measure the left edge and the right edge.
- 8 Set up the parameters for the Mask Test.
  - *a* Load the eye mask based on the settings in the Configuration Variable.
  - *b* Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
  - c Initialize the AUX Channel transaction and run the eye mask until 10 waveforms are folded.
- 9 Check for any signal trajectories entering into the mask.
- 10 Report the measurement results.

#### PASS Condition

PASS Value = 290mV\_diff\_pp or higher

FAIL Value = lower than 290mV\_diff\_pp

Table 40 Eye Mask Vertices for AUX Channel for Manchester Transactions

Mask Point	Time (from EYE Center)	Minimum Voltage Value at Six Vertices (mV)	
1	-185ns	0	
2	-135ns	145	
3	135ns	145	
4	185ns	0	
5	135ns	-145	
6	-135ns	-145	




Figure 41 AUX Channel EYE Mask for Manchester Transactions

Mask Test: Zero mask failures.

#### Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2.6, Figure 3-29 and Table 3-8

Expected/Observable Results

The measured eye diagram for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

## AUX Channel Peak-to-Peak Voltage Test

Test ID

125002 – AUX Channel Peak-to-Peak Voltage Test (Source)

125012 – AUX Channel Peak-to-Peak Voltage Test (Sink)

#### Test Overview

The objective of the test is to evaluate the transmitter AUX Channel Waveform, ensuring that the peak-to-peak voltage stays within the specification limits.

#### **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 6 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform Histogram on the AUX Channel eye diagram to measure the left edge and the right edge.
- 8 If you have selected the "AUX Channel Eye Test" under the **Select Tests** tab of the compliance application:
  - a Set up the parameter of the Mask Test:
    - i Load the eye mask based on the settings in the Configuration Variable.
    - ii Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
    - iii Initialize the AUX Channel transaction and run the eye mask until you obtain the required number of waveforms.
  - b Check for any signal trajectories entering into the mask.

- 9 Set up the waveform histogram on the AUX Channel eye diagram.
  - a Set up the vertical waveform histogram on the AUX Channel eye diagram to measure the peak to peak voltage.
- 10 Report the measurement results.

#### PASS Condition

#### Table 41 DisplayPort AUX Channel Peak-to-Peak Voltage

Parameter	Min	Max
AUX Peak-to-Peak voltage at a transmitting device $(V_{AUX-DIFFp-p})$	0.29V	1.38V

### Test References

See:

• VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2, Table 3-6

#### Expected/Observable Results

The measured peak-to-peak voltage for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## AUX Channel Eye Sensitivity Calibration Test

Test ID

125021 – AUX Channel Eye Sensitivity Calibration (Reference Sink)

125031 – AUX Channel Eye Sensitivity Calibration (Reference Source)

#### Test Overview

The objective of this test is to calibrate the peak-to-peak voltage of the transmitter AUX Channel waveform by reference device (reference source or reference sink), ensuring that the peak-to-peak voltage stays within the specification limits.

#### **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Set up the AUX Channel voltage level of the reference device (reference source or reference sink) to the desired settings based on the settings in the Configuration Variable.
- 2 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 3 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 4 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 6 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 7 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 8 Set up the waveform Histogram on the AUX Channel eye diagram:
  - a Initialize the AUX Channel transaction and acquire the differential AUX Channel signal.
  - *b* Set up the vertical waveform Histogram of width 0.6 UI at the center of the AUX Channel eye diagram.
  - c  $\,$  Measure the  $V_{TOP}$  and  $V_{BASE}$  using the waveform Histogram mean value.
- 9 Repeat Step 8 three times.
- 10 Report the measurement results.

#### 6 DisplayPort 1.2 AUX Channel Tests

#### PASS Condition

Table 42	DisplayPort AUX Channel Peak-to-Peak Voltage			
	Parameter	Min	Мах	
	AUX Peak-to-Peak voltage for AUX Channel Eye Sensitivity	0.24V	0.28V	

Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2, Table 3-6

Expected/Observable Results

The measured peak-to-peak voltage for the AUX Channel signal by reference device (reference source or reference sink) shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## AUX Channel Eye Sensitivity Test

Test ID

125041 – AUX Channel Eye Sensitivity Test (Source)

125051 – AUX Channel Eye Sensitivity Test (Sink)

#### Test Overview

The objective of the test is to evaluate the sensitivity to the AUX Channel Eye Opening of the DUT as per the specification limits.

#### **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Set up the AUX Channel voltage level of the reference device (reference source or reference sink) to the desired settings based on the settings in the Configuration Variable.
- 2 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 3 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Initialize the AUX Channel transaction and acquire the differential AUX Channel signal.
- 6 Check if the reference device could detect the transaction or not.
- 7 Decode the AUX Channel signal and check whether the transaction passed or failed.
- 8 Report the measurement results.

#### PASS Condition

Determine whether the AUX Channel communication is successful. For example, the Transmitter DUT sends an AUX Request to the Reference Receiver. The Reference Receiver acknowledges and the Transmitter DUT responds to the to indicate that the acknowledgment was successfully received.

PASS = No errors observed in the response

FAIL = One or more errors observed

#### Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2, Table 3-6

#### Expected/Observable Results

The measured AUX Channel transaction shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 7 DisplayPort 1.2 Inrush Tests

Overview / 254 Inrush Energy Power Test / 257 Inrush Peak Current Test / 259



## 7 DisplayPort 1.2 Inrush Tests

## Overview

This section describes the normative and informative inrush tests for compliance verification of DisplayPort1.2 source and sink, which is a power consumer.

## Test Point for Inrush Tests

The test fixture for inrush tests implements the schematic shown in Figure 42.




Figure 42 Schematics for testing Power Consumer Device

The test fixture must be designed and used according to the following guidelines:

- A high gate voltage FET on the DP\_PWR line is recommended to allow a fast connect capability, which allows a single connection event for testing. Without such an arrangement, multiple connections will be required to obtain a reasonable "worst-case" attachment event.
- Connection length between the power supply and the test fixture must be minimized. A maximum of four inches is recommended.
- The power supply must have enough outrush capability as to not negatively affect the test fixture's outrush capability.
- The power supply must be run at 3.6V (3.3V + 10%) read across  $V_{\rm C}$ .

Any Power Consumer test fixture must be calibrated using the Power User test fixture, as shown in Figure 42. Testing with the two fixtures combined should result in the approximate values given below. If required, the component values on the Power Consumer test fixture should be adjusted to match the expected results.

- V<sub>C</sub> steady before connection = 3.6V
- $V_{\rm C}$  droop = ~3.1V
- Inrush Current = ~13.0A

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Inrush Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.
- 3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 43).

🖾 DisplayPort [	DisplayPort 1 *		
File View Tool	s Help		
Task Flow 🔔	Set Up Select Tests Configure	e Connect Run Tests Automation	Results Html Report
Set Up	DisplayPort Compliance	Test Application	
	Source Tests Setup		
Select Tests	Test Specification	Test Selection	
	1.2b <b>•</b>	C Physical Layer Tests	Test Setup
$ $ $\vee$ $ $	1.20 <b>•</b>	<ul> <li>AUX PHY and Inrush Tests</li> <li>Dual Mode Tests</li> </ul>	Test Setup Incomplete.
Configure			
	Show Normative Tests Or	nly	
Connect			
	DisplayPort Test Contro	ller UnigrafDPTC 🔹	Enable Automation
$  \cdot \vee  $	Script File: C:\Program Files (	x86)\Keysight\Infiniium\App Browse	Configure
Run Tests	AUX Channel Controller M     Standard DP Test Mode		Launch GUI
✓ 0 Tests Follow	v instructions to describe your test	environment Connection: UNKNOW	N ///

Figure 43 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.2b Standards, select **1.2b** from the drop-down options in the **Test Specification** area and select **AUX PHY and Inrush Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests. Refer to "Setting Up for AUX PHY and Inrush Tests" on page 235 to know in detail how to set up the DUT for Inrush Tests.
- 7 After making the required changes under the Set Up tab, click the Select Tests tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the Set Up tab and the Test Setup dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.

- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

## Inrush Energy Power Test

Test ID

127000 - Inrush Energy Power Test

Test Overview

The objective of the test is to evaluate the Inrush energy at the power supply input of a power consuming DUT according to the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3

## Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the Configuration Variable.
- 2 Generate FUNC1 signal (filtered  $V_d$ ) by applying the low-pass filter on the  $V_d$  signal.
- 3 Generate FUNC2 signal (Current) by applying the following equation:

Current 
$$(I_d) = V_d/R_m$$

4 Generate FUNC3 signal (Power) by applying the following equation:

Power (
$$P_s$$
) =  $I_d * V_s$ 

- 5 Set up the trigger level of V<sub>d</sub> signal and acquire the input signal.
- 6 Identify the first and the last points where the filtered V<sub>d</sub> signal crosses the crossing point.
- 7 Calculate the Inrush Energy Power by summing the area under the power (FUNC3 signal) from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point.
- 8 Calculate the Inrush peak current using the following equation:

Inrush Peak Current  $(I_{d_Peak}) = V_{d_Peak}/R_m$ 

where,  $V_{d_Peak}$  is the peak voltage on the  $V_d$  signal from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point (06A \*  $R_m$ ).

- 9 Repeat step 5 to 8 ten times to find the worst case (maximum) of inrush energy power and inrush peak current.
- 10 Report the inrush energy power measurement results.

## PASS Condition

Power Consumer Requirements:

- Evaluated Inrush Energy (mJ) Resultant<sub>ENERGY\_Power\_Consumer</sub> < 0.4mJ
- Evaluated Inrush Energy Resultant<sub>PEAK CURRENT Power Consumer</sub> ≤ 13.5 Amps

## Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.5
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.2.3

## Expected/Observable Results

The measured worst case inrush energy power for the power consuming DUT shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Inrush Peak Current Test

Test ID

127001 - Inrush Peak Current Test

Test Overview

The objective of the test is to evaluate the Inrush energy at the power supply input of a power consuming DUT according to the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3

## Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the Configuration Variable.
- 2 Generate FUNC1 signal (filtered  $V_d$ ) by applying the low-pass filter on the  $V_d$  signal.
- 3 Generate FUNC2 signal (Current) by applying the following equation:

Current 
$$(I_d) = V_d/R_m$$

4 Generate FUNC3 signal (Power) by applying the following equation:

- 5 Set up the trigger level of V<sub>d</sub> signal and acquire the input signal.
- 6 Identify the first and the last points where the filtered V<sub>d</sub> signal crosses the crossing point.
- 7 Calculate the Inrush Energy Power by summing the area under the power (FUNC3 signal) from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point.
- 8 Calculate the Inrush peak current using the following equation:

Inrush Peak Current  $(I_{d_Peak}) = V_{d_Peak}/R_m$ 

where,  $V_{d_Peak}$  is the peak voltage on the  $V_d$  signal from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point (06A \*  $R_m$ ).

- 9 Repeat step 5 to 8 ten times to find the worst case (maximum) of inrush energy power and inrush peak current.
- 10 Report the inrush peak current measurement results.

## PASS Condition

Power Consumer Requirements:

- Evaluated Inrush Energy (mJ) Resultant<sub>ENERGY\_Power\_Consumer</sub> < 0.4mJ</li>
- Evaluated Inrush Energy Resultant<sub>PEAK CURRENT Power Consumer</sub> ≤ 13.5 Amps

## Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.5
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.2.3

## Expected/Observable Results

The measured worst case inrush peak current for the power consuming DUT shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

## 8

## DisplayPort 1.2 Dual Mode Tests

Overview / 262 Setting Up for Dual Mode Tests / 265 Dual Mode TMDS Clock Duty Cycle Test / 269 Dual Mode TMDS Clock Jitter Test / 271 Dual Mode Eye Diagram Test / 273 Dual Mode Data Jitter Test / 276 Dual Mode Data Peak-Peak Differential Voltage Test / 278 Dual Mode Inter-Pair Skew Test / 280 Dual Mode Intra-Pair Skew Test / 282



#### 8 DisplayPort 1.2 Dual Mode Tests

## Overview

This section describes the normative and informative dual mode physical layer (differential and single-ended) tests for compliance verification of DisplayPort1.2 DUTs.

## Test Point

The source device for dual mode tests must be tested at Test Point 2 (TP2), as shown in Figure 44.




Figure 44 Test Point 2 Connection for Dual Mode Source Tests

Table 43 defines the test point fixtures and instruments used for DisplayPort 1.2 Dual Mode Tests:

Table 43 Test Point Fixtures and Instruments for DisplayPort 1.2 Dual Mode Tests

Test Requirement	Device Used
Test Point Access Fixture	DisplayPort Test Point Adapter For DisplayPort Connector • Wilder Technologies DP-TPA-P* • W2641B DisplayPort Test Point Access Adapter For mini DisplayPort Connector • Wilder Technologies mDP-TPA-P* • Luxshare ICT mDP Plug (mDP-TPA-P)** • *Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters. • **Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Poin Adapters.
Signal Analyzer	Infiniium Series Oscilloscope

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.2 Dual Mode Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.

Task Flow	Set Up Select Tests Configur DisplayPort Compliance	e   Connect   Run Tests   Automation   Ro • <b>Test Application</b>	esults   Html Report
	Source Tests Setup		
Select Tests	Test Specification  1.2b  Show Normative Tests O	Test Selection Physical Layer Tests C AUX PHY and Inrush Tests Dual Mode Tests Ny	Test Setup Test Setup Incomplete
Connect	DisplayPort Test Contro Script File: C:\Program Files	oller UnigrafDPTC  (x86)\Keysight\Infiniium\App Browse	Configure
$\downarrow$	Schptiele. C. Verogramienes		
Run Tests	AUX Channel Controller	Node C Link Training Mode	Launch GUI

3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 45).

Figure 45 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.2b Standards, select **1.2b** from the drop-down options in the **Test Specification** area and select **Dual Mode Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

## 8 DisplayPort 1.2 Dual Mode Tests

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

## Setting Up for Dual Mode Tests

Perform the following steps before you run the Auxiliary Channel and Inrush tests on the source or sink device:

1 On the DisplayPort Compliance Test Application, click the **Test Setup** button on the **Set Up** tab.


🔟 DisplayPort I	DisplayPort 1*		
File View Too	ls Help		
Task Flow _	Set Up Select Tests Configure	e Connect Run Tests Automation F	Results Html Report
Set Up	DisplayPort Compliance	Test Application	
	Source Tests Setup		
Select Tests	Test Specification	Test Selection	
	1.2b <b>•</b>	C Physical Layer Tests	Test Setup
$  - \psi  $	1.2b •	<ul> <li>AUX PHY and Inrush Tests</li> <li>Dual Mode Tests</li> </ul>	Test Setup Incomplete
Configure			
$\downarrow$	Show Normative Tests Or	nly	
Connect	Display Dat Test Casta		
	DisplayPort Test Contro	Iller UnigrafDPTC 🔹	Enable Automation
$-\Psi_{-}$	Script File: C:\Program Files (	x86)\Keysight\Infiniium\App Browse	Configure
Run Tests	AUX Channel Controller M     Standard DP Test Mode		Launch GUI
	<u> </u>		
🔽 0 Tests 🛛 Follow	w instructions to describe your test	environment Connection: UNKNOWN	


2 On the **Dual Mode Setup** page, select **Single-Ended** or **Differential Probe** from the drop-down in the **Connection Type** area. The option to select the number of oscilloscope channel connections is grayed out if you select **Single-Ended** connection type. For **Differential Probe**, you may choose either a 2-Channel or a 4-Channel setup. Select the clock frequency for Dual Mode signal in the **Pixel Clock Frequency** area. Click **Next** to go to next page.

Dual_Mode_Displayport	
Dual Mode Setup	
Device ID Operator ID Project ID	Comments
Connection Type	Description
Single-Ended 🗨	Connection Type: Define wether direct Single-Ended Connection or differential probes are
No of Channels	Description
C 2 Connections C 4 Connections	Number of Scope Channels: Scope channels needed by Probe (s) or SMA cable(s) to perform fest.
Pixel Clock Frequency	Description
<ul> <li>✓ 25Mhz&gt;&lt;165Mhz</li> <li>□ &gt; 165Mhz</li> </ul>	Pixel Clock Frequency: Define the clock frequency range for Dual Mode testing
Previous Next	Close

Dual_Mode_Displayport	
Dual Mode Setup	
Device ID Operator ID Project ID	Comments
Connection Type	Description
Differential Probe	Connection Type: Deline wether direct Single-Ended Connection or differential probes are
No of Channels	Description
C 2 Connections C 4 Connections	Number of Scope Channels: Scope channels needed by Probe (s) or SMA cable(s) to perform test.
Pixel Clock Frequency	Description
<ul> <li>✓ 25Mhz&gt;&lt;165Mhz</li> <li>□ &gt; 165Mhz</li> </ul>	Pixel Clock Frequency: Define the clock frequency range for Dual Mode testing
Previous Next	Close

3 On the **Channel Selection** page, you may assign the data lanes, clock lanes and oscilloscope channels to establish an **SMA (Single-Ended)** or **Differential Probe** connection. Click **Finish**.





## Probing/Connection Set Up for Dual Mode Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.

## Infiniium




Figure 46 Sample Connection diagram for a 4-Channel Dual Mode Test

## Dual Mode TMDS Clock Duty Cycle Test

Test ID

501 - Dual Mode TMDS Clock Duty Cycle (Min)

502 - Dual Mode TMDS Clock Duty Cycle (Max)

## Test Overview

The objective of the test is to confirm that the duty cycle of the TMDS Clock waveform of a Source DUT operating in dual mode does not exceed the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_CLOCK

## Measurement Procedure

- 1 Acquire and verify the input TMDS Clock signal:
  - a Verify the trigger and the amplitude of the input TMDS Clock signal.
  - b Scale the vertical display of the input TMDS Clock signal to optimum value.
  - c Measure  $V_{\text{TOP}}$  and  $V_{\text{BASE}}$  of the input TMDS Clock signal.
  - d Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Generate FUNC4 signal, which is the differential signal of the TMDS Clock signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery (Explicit Clock, input TMDS Clock signal).
- 4 Overlap the TMDS Clock signal to fold the differential signal of the TMDS Clock signal.
  - a Acquire the signal until 10,000 clock periods are folded.
- 5 Set up the waveform histogram on the differential signal of the TMDS Clock signal to measure the minimum and maximum duty cycle.
  - a The minimum duty cycle is measured as the earliest crossing of the TMDS Clock signal falling edge.
  - *b* The maximum duty cycle is measured as the latest crossing of the TMDS Clock signal falling edge.
- 6 Report the measurement results.

#### PASS Condition

PASS: 40% < TMDS\_CLOCK duty cycle < 60%.

FAIL: TMDS\_CLOCK duty cycle < 40% or TMDS\_CLOCK duty cycle > 60%

## Test References

See:

• VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.18

Expected/Observable Results

The measured duty cycle of the dual mode TMDS Clock signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Dual Mode TMDS Clock Jitter Test

Test ID

For 25MHz ≤ TMDS Clock Frequency ≤ 165MHz

• 503 – Dual Mode TMDS Clock Jitter

For TMDS Clock Frequency > 165MHz

• 803 – Dual Mode TMDS Clock Jitter

#### Test Overview

The objective of the test is to confirm that the TMDS Clock waveform of a Source DUT operating in dual mode does not carry excessive jitter than that defined in the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_CLOCK

#### Measurement Procedure

- 1 Acquire and verify the input TMDS Clock signal:
  - a Verify the trigger and the amplitude of the input TMDS Clock signal.
  - *b* Scale the vertical display of the input TMDS Clock signal to optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input TMDS Clock signal.
  - d Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Generate FUNC4 signal, which is the differential signal of the TMDS Clock signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery (Explicit Clock, input TMDS Clock signal).
- 4 Overlap the TMDS Clock signal to fold the differential signal of the TMDS Clock signal. *a* Acquire the signal until 400,000 clock periods are folded.
- 5 Set up the waveform histogram on the differential signal of the TMDS Clock signal to measure the total jitter of the TMDS Clock signal.
- 6 Report the measurement results.

#### PASS Condition

For 25MHz  $\leq$  TMDS Clock Frequency  $\leq$  165MHz

+ PASS: Measured TMDS Clock Jitter  $\leq$  0.20 Tbit and Data Jitter  $\leq$  0.25 Tbit

For 165MHz < TMDS Clock Frequency < 300MHz

• PASS: Measured TMDS Clock Jitter  $\leq$  120 ps and Data Jitter  $\leq$  150 ps

## Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.18
- VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2

## Expected/Observable Results

The measured jitter of the dual mode TMDS Clock signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Dual Mode Eye Diagram Test

Test ID

601, 602, 603 - Dual Mode Eye Diagram Testing

Test Overview

The objective of the test is to evaluate the waveform ensuring that the timing variables and amplitude trajectories of a Source DUT operating in dual mode meets the specification requirements.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_DATA0, TMDS_DATA1, TMDS_DATA2

#### Measurement Procedure

- 1 Acquire and verify the input TMDS Clock and data signal:
  - a Verify the trigger and the amplitude of the input TMDS Clock signal.
  - b Verify the trigger and the amplitude of the input data signal.
  - c Scale the vertical display of the input TMDS Clock signal to optimum value.
  - d Scale the vertical display of the input data signal to optimum value.
  - e~ Measure  $V_{TOP}$  and  $V_{BASE}$  of the input TMDS Clock signal.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input data signal.
  - g Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery (Explicit First Order PLL, input TMDS Clock signal).
- 3 Fold the differential signal of the data signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 4 Set up the waveform histogram on the data signal eye diagram to measure the left edge and right edge.
- 5 Set up the parameter of the Mask Test.
  - a Load the Eye mask.
  - *b* Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
  - c Run the Eye mask until the 400,000 UI are folded.
- 6 Check for any signal trajectories entering into the mask.
- 7 Measure the jitter of the eye diagram using the histogram.
- 8 Measure the eye height of the eye diagram using the histogram.
- 9 Measure the peak-to-peak voltage at 0.5UI of the eye diagram using the histogram.

- 10 Overlap the TMDS Clock Signal to fold the differential signal of the data signal.
  - a Acquire the signal until 400,000 clock period are folded.
- 11 Set up the waveform histogram on the differential signal of the TMDS Clock signal to measure the total jitter of the TMDS Clock signal.
- 12 Report the measurement results.

PASS Condition




Figure 47 TMDS Data EYE Mask for TMDS Clock Frequencies from 25MHz to 165MHz




Figure 48 TMDS Data EYE Mask for TMDS Clock Frequencies above 165MHz

## Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.19
- VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2, Figure 3-10 (for 25MHz < TMDS Clock Frequency < 165MHz) and Figure 3-11 (for TMDS Clock Frequency > 165MHz)

#### Expected/Observable Results

The measured eye diagram for the dual mode data signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

## Dual Mode Data Jitter Test

## Test ID

For 25MHz ≤ TMDS Clock Frequency ≤ 165MHz

• 611, 612, 613 – Dual Mode Data Jitter

For TMDS Clock Frequency > 165MHz

• 911, 912, 913 – Dual Mode Data Jitter

## Test Overview

The objective of the test is to confirm that the data waveform of a Source DUT operating in dual mode does not carry excessive jitter than that defined in the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_DATA0, TMDS_DATA1, TMDS_DATA2

#### Measurement Procedure

- 1 Acquire and verify the input TMDS Clock and data signal:
  - a Verify the trigger and the amplitude of the input TMDS Clock signal.
  - *b* Verify the trigger and the amplitude of the input data signal.
  - c Scale the vertical display of the input TMDS Clock signal to optimum value.
  - *d* Scale the vertical display of the input data signal to optimum value.
  - e Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input TMDS Clock signal.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input data signal.
  - g Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery (Explicit First Order PLL, input TMDS Clock signal).
- 3 Fold the differential signal of the data signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 4 Set up the waveform histogram on the data signal eye diagram to measure the left edge and right edge.
- 5 Set up the parameter of the Mask Test.
  - a Load the Eye mask.
  - *b* Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
  - c Run the Eye mask until the 400,000 UI are folded.
- 6 Check for any signal trajectories entering into the mask.
- 7 Measure the jitter of the eye diagram using the histogram.

- 8 Measure the eye height of the eye diagram using the histogram.
- 9 Measure the peak-to-peak voltage at 0.5UI of the eye diagram using the histogram.
- 10 Overlap the TMDS Clock Signal to fold the differential signal of the data signal.
  - a Acquire the signal until 400,000 clock period are folded.
- 11 Set up the waveform histogram on the differential signal of the TMDS Clock signal to measure the total jitter of the TMDS Clock signal.
- 12 Report the measurement results.

## PASS Condition

For 25MHz < TMDS Clock Frequency < 165MHz

• PASS: Measured TMDS Clock Jitter  $\leq$  0.20 Tbit and Data Jitter  $\leq$  0.25 Tbit

For 165MHz < TMDS Clock Frequency  $\leq$  300MHz

- PASS: Measured TMDS Clock Jitter  $\leq$  120 ps and Data Jitter  $\leq$  150 ps

## Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.19
- · VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2

## Expected/Observable Results

The measured jitter of the dual mode data signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Dual Mode Data Peak-Peak Differential Voltage Test

## Test ID

811, 812, 813 - Dual Mode Peak-Peak Differential Voltage (Min)

821, 822, 823 - Dual Mode Peak-Peak Differential Voltage (Max)

## Test Overview

The objective of the test is to evaluate and confirm that the data waveform ensuring that the timing variables and amplitude trajectories of a Source DUT operating in a dual mode meets the specification requirements.

## **Test Conditions**

Test Parameter	Condition	
Test Point	TP2	
Clock Rate	Maximum TMDS Clock Rate supported by the DUT	
Test Lane	TMDS_DATA0, TMDS_DATA1, TMDS_DATA2	

## Measurement Procedure

- 1 Acquire and verify the input TMDS Clock and data signal:
  - *a* Verify the trigger and the amplitude of the input TMDS Clock signal.
  - b Verify the trigger and the amplitude of the input data signal.
  - c Scale the vertical display of the input TMDS Clock signal to optimum value.
  - d Scale the vertical display of the input data signal to optimum value.
  - e Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input TMDS Clock signal.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input data signal.
  - g Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery (Explicit First Order PLL, input TMDS Clock signal).
- 3 Fold the differential signal of the data signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 4 Set up the waveform histogram on the data signal eye diagram to measure the left edge and right edge.
- 5 Set up the parameter of the Mask Test.
  - a Load the Eye mask.
  - *b* Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
  - c Run the Eye mask until the 400,000 UI are folded.
- 6 Check for any signal trajectories entering into the mask.
- 7 Measure the jitter of the eye diagram using the histogram.
- 8 Measure the eye height of the eye diagram using the histogram.

- 9 Measure the peak-to-peak voltage at 0.5UI of the eye diagram using the histogram.
- 10 Overlap the TMDS Clock Signal to fold the differential signal of the data signal.

a Acquire the signal until 400,000 clock period are folded.

- 11 Set up the waveform histogram on the differential signal of the TMDS Clock signal to measure the total jitter of the TMDS Clock signal.
- 12 Report the measurement results.

## PASS Condition

For all TMDS Clock Frequencies:

- Minimum Peak-Peak Differential Voltage: 180mV
- · Maximum Peak-Peak Differential Voltage: 1380mV

## Test References

See:

• VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2

## Expected/Observable Results

The measured peak-peak differential voltage of the dual mode data signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Dual Mode Inter-Pair Skew Test

## Test ID

711 – D0/D1 - Dual Mode Inter Pair Skew Test
712 – D0/D2 - Dual Mode Inter Pair Skew Test
713 – D1/D2 - Dual Mode Inter Pair Skew Test

## Test Overview

The objective of the test is to evaluate and confirm that the skew or time delay between differential data lane of a Source DUT operating in a dual mode meets the specification requirements.

## **Test Conditions**

Test Parameter	Condition	
Test Point	TP2	
Clock Rate	Maximum TMDS Clock Rate supported by the DUT	
Test Lane	TMDS_DATA0, TMDS_DATA1, TMDS_DATA2	

## Measurement Procedure

1	Acquire and veri	fv the input T	MDS Clock and	l data signal:

- a Verify the trigger and the amplitude of the input TMDS Clock signal.
- b Verify the trigger and the amplitude of the input Lane A data signal.
- c Verify the trigger and the amplitude of the input Lane B data signal.
- d Scale the vertical display of the input TMDS Clock signal to optimum value.
- e Scale the vertical display of the input Lane A data signal to optimum value.
- f Scale the vertical display of the input Lane B data signal to optimum value.
- g Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input TMDS Clock signal.
- h Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input Lane A data signal.
- *i* Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input Lane B data signal.
- *j* Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
- 3 Set up the parameter of the Inter Pair Skew measurement.
  - a Set up two display grids such that each grid displays one test lane data signal.
  - *b* Set up the measurement threshold of each test lane data signal on the Transition Voltage = 0V.
  - c Decode the data signal for each test lane.
  - *d* Search the desired pattern from the decoded data signal.

*e* Measure the time difference between the corresponding edges of both the test lanes using the equation:

T<sub>Transition\_LaneA</sub> - T<sub>Transition\_LaneB</sub>

- f Repeat the previous step until you measure 100 edges.
- g Calculate the Inter Pair Skew using the equation:

Inter Pair Skew = {1/Number of Edges}  $\Sigma$  |T<sub>Transition\_LaneA</sub> - T<sub>Transition\_LaneB</sub>|

4 Report the measurement results.

PASS Condition

For all TMDS Clock Frequencies, Inter-Pair Skew  $\leq$  976 ps

Test References

See:

• VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2

## Expected/Observable Results

The measured inter pair skew of the dual mode data signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Dual Mode Intra-Pair Skew Test

Test ID

701, 702, 703 - Dual Mode Intra Pair Skew Test

#### Test Overview

The objective of the test is to evaluate and confirm that the skew or time delay between the respective sides of the differential data lane of a Source DUT operating in a dual mode meets the specification requirements.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_DATA0, TMDS_DATA1, TMDS_DATA2

## Measurement Procedure

- 1 Acquire and verify the input TMDS Clock and data signal:
  - a Verify the trigger and the amplitude of the input TMDS Clock signal.
  - b Verify the trigger and the amplitude of the input data signal.
  - c Scale the vertical display of the input TMDS Clock signal to optimum value.
  - d Scale the vertical display of the input data signal to optimum value.
  - e Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input TMDS Clock signal.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input data signal.
  - g Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
- 3 Set up the parameter to perform High Level Voltage ( $V_{High}$ ) and Low Level Voltage ( $V_{Low}$ ) for each single-ended data signal:
  - a Scale the vertical display of the single-ended input data signal to optimum value.
  - b Acquire the signal for 100 waveforms.
  - c  $\,$  Find V\_{High} by measuring the average voltage at 0.6UI to 0.75UI of the High level.
  - d Find V<sub>Low</sub> by measuring the average voltage at 0.6UI to 0.75UI of the Low level.
  - e Calculate the Transition Voltage (V<sub>Trans</sub>) using the equation:

 $V_{Trans} = (V_{High} + V_{Low})/2$ 

- 4 Set up the parameter of the Intra Pair Skew measurement.
  - a Set up measurement threshold od each single-ended data signal based on the Transition Voltage measured.
  - *b* Set up InfiniiScan to trigger on the desired pattern.
  - c Set up delta time measurement to measure the time difference between the rising edge of the data true signal (D+) and the complement's (D-) falling edge using the equation:

D+Transition\_High - D-Transition\_Low

*d* Set up delta time measurement to measure the time difference between the falling edge of the data true signal (D+) and the complement's (D-) falling edge using the equation:

D+Transition\_Low - D-Transition\_High

- e Acquire the signal until you measure 100 edges.
- *f* Calculate the Intra Pair Skew using the equation:

Intra Pair Skew = {1/Number of Edges}  $\sum {[(D+_{Transition}_{High} - D-_{Transition}_{Low}) + }$ 

(D+Transition Low - D-Transition High)]/2}

5 Report the measurement results.

PASS Condition

For all TMDS Clock Frequencies, Intra-Pair Skew ≤ 60 ps

## Test References

See:

• VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2

Expected/Observable Results

The measured intra pair skew of the dual mode data signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## 8 DisplayPort 1.2 Dual Mode Tests

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 9 DisplayPort 1.3 Source Tests

Overview / 286 Source Eye Diagram Test / 294 Source Total Jitter Test / 301 Source Non-ISI Jitter Test / 306 Source Non Pre-Emphasis Level Test / 311 Source Pre-Emphasis Level Test / 319 Source Non Transition Voltage Range Measurement Test / 327 Source Peak to Peak Voltage Test / 334 Source Inter-Pair Skew Test / 339 Source Main Link Frequency Compliance Test / 345 Source Spread Spectrum Clocking (SSC) Modulation Frequency Test / 351 Source Spread Spectrum Clocking (SSC) Modulation Deviation Test / 357 Source Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative) / 363 Source Eye Diagram Test (TP3\_EQ) / 369 Source Total Jitter Test (TP3\_EQ) / 379 Source Deterministic Jitter Test (TP3\_EQ) / 385 Source Random Jitter Test (TP3\_EQ) / 391 Source AC Common Mode Test (Informative) / 396 Source Intra-Pair Skew Test (Informative) / 401



#### 9 DisplayPort 1.3 Source Tests

## Overview

This section describes the normative and informative main link physical layer tests for compliance verification of DisplayPort 1.3 source, sink and cable devices.

## Test Point Definition for DisplayPort 1.3 Tests

Five different test points are identified for the physical layer measurement. See Figure 49.




Figure 49 Test Points in a DisplayPort InterConnect System

Table 44 defines the Test Points used for various DisplayPort 1.3 Tests:

## Table 44 Test Points for DisplayPort Tests

Test Point	Description
TP1	At the pins of the Transmitter Device
TP2	At the test interface on a test access fixture as close as possible to the DP mated connection to a Source device
TP3	At the test interface on a test access fixture as close as possible to the DP mated connection to a Sink device
TP3_EQ	<ul> <li>At TP3, when a defined cable model with equalizer is applied. There are two defined cable models:</li> <li>Worst Cable Model as defined in VESA DisplayPort 1.3 Standard,</li> <li>Zero length, zero loss cable. The equalizer is also defined in VESA DisplayPort 1.3 Standard</li> </ul>
TP4	At the pins of a receiving device

## **Cable Models**

The two cable models defined in VESA DisplayPort 1.2a Standard (that are used for DisplayPort 1.3 also) are:

- 1 Worst Case Cable Model—To achieve the TP3\_EQ signal with the worst case cable model:
- Acquire the signal at TP2.
- Embed the TP2 signal with a "worst case" HBR cable model using an InfiniiSim Waveform Transformation Toolset software to emulate the insertion loss as defined in Figure 4-10 of the VESA DisplayPort 1.2a Standard.
  - For the DisplayPort Compliance Test Application, the "*CIC\_revOp6.s4p*" cable model transfer function is used.

- Finally, apply the HBR, HBR2 or HBR3 equalization using the Serial Data Equalization software as defined in Figure 3-34 (for HBR), Figure 3-33 (for HBR2), Figure 3-31 and Figure 3-32 (for HBR3) of the VESA DisplayPort 1.3 Standard.
- 2 Zero Length Cable Model-To achieve the TP3\_EQ signal with the zero length cable model:
- Acquire the signal at TP2.
- No cable model is embedded for the Zero Length cable model.
- Finally, apply the HBR, HBR2 or HBR3 equalization using the Serial Data Equalization software as defined in Figure 3-34 (for HBR), Figure 3-33 (for HBR2), Figure 3-31 and Figure 3-32 (for HBR3) of the VESA DisplayPort 1.3 Standard.

## Equalization

When equalization is required, use the CTLE (Continuous Time Linear Equalization) transfer function, as given in Figure 3-34 (for HBR), Figure 3-33 (for HBR2), Figure 3-31 (for HBR3) and the DFE (Decision Feedback Equalization) transfer function as in Figure 3-32 (for HBR3) of the VESA DisplayPort 1.3 Standard.

For main link, use the CTLE model or the DFE model with the following transfer function for HBR (2.7 Gbps):

#### The HBR Reference Equalizer transfer function is given by

$$H(s) = \frac{\omega_{p1}\omega_{p2}}{\omega_z} \cdot \frac{s + \omega_z}{(s + \omega_{p1})(s + \omega_{p2})}$$

which has magnitude given by

$$|H(j\omega)| = \frac{\omega_{p1}\omega_{p2}}{\omega_z} \cdot \frac{\sqrt{\omega^2 + \omega_z^2}}{\sqrt{\omega^2 + \omega_{p1}^2} \cdot \sqrt{\omega^2 + \omega_{p2}^2}}$$

where

$$\omega_{z} = 2\pi (0.725 \times 10^{9})$$
$$\omega_{p1} = 2\pi (1.35 \times 10^{9})$$
$$\omega_{p2} = 2\pi (2.5 \times 10^{9})$$

Figure 50 Transfer Function of the CTLE/DFE model for HBR

#### Table 45 CTLE Model for HBR

CTLE Parameter	Worst Case Cable Model	Zero Length Cable Model
Gain	1.0	1.0
Zero Frequency	0.725 GHz	0.725 GHz
Pole 1 Frequency	1.35 GHz	1.35 GHz
Pole 2 Frequency	2.5 GHz	2.5 GHz

For main link, use the CTLE model or the DFE model with the following transfer function for HBR2 (5.4 Gbps):

The HBR2 Reference Equalizer transfer function is given by

$$H(s) = \frac{\omega_{p1}\omega_{p2}\omega_{p3}}{\omega_z} \cdot \frac{s + \omega_z}{(s + \omega_{p1})(s + \omega_{p2})(s + \omega_{p3})}$$

which has magnitude given by

$$\left|H(j\omega)\right| = \frac{\omega_{p1}\omega_{p2}\omega_{p3}}{\omega_z} \cdot \frac{\sqrt{\omega^2 + \omega_z^2}}{\sqrt{\omega^2 + \omega_{p1}^2} \cdot \sqrt{\omega^2 + \omega_{p2}^2} \cdot \sqrt{\omega^2 + \omega_{p3}^2}}$$

where

 $ωz = 2π (0.64 x 10^9)$  for upstream device compliance and  $ωp1 = 2π (2.7 x 10^9)$  $ωp2 = 2π (4.5 x 10^9)$  $ωp3 = 2π (13.5 x 10^9)$ 

Figure 51

Transfer Function of the CTLE/DFE model for HBR2

### Table 46 CTLE Model for HBR2

CTLE Parameter	Worst Case Cable Model	Zero Length Cable Model
Gain	1.0	1.0
Zero Frequency	0.64 GHz	0.64 GHz
Pole 1 Frequency	2.7 GHz	2.7 GHz
Pole 2 Frequency	4.5 GHz	4.5 GHz

For main link, use the CTLE model or the DFE model with the following transfer function for HBR3 (8.1 Gbps):

### The HBR3 CTLE Reference Equalizer transfer function is given by:

$$H(s) = \frac{\omega p1 \ \omega p2}{\omega z} \cdot \frac{s + \omega z}{(s + \omega p1)(s + \omega p2)}$$

Which has magnitude given by:

Transfer Function of the CTLE/DFE model for HBR3

$$|H(j\omega)| = \frac{\omega p1\,\omega p2}{\omega} \cdot \frac{\sqrt{\omega^2 + \omega z^2}}{\sqrt{\omega^2 + \omega p1^2} \cdot \sqrt{\omega^2 + \omega p2^2}}$$

where:

$$\omega z = 2\pi (0.505 \text{ x } 10^9)$$
$$\omega p 1 = 2\pi (3.033 \text{ x } 10^9)$$
$$\omega p 2 = 2\pi (6.000 \text{ x } 10^9)$$

Figure 52


# Table 47 CTLE Model for HBR3

CTLE Parameter	Worst Case Cable Model	Zero Length Cable Model
Gain	1.0	1.0
Zero Frequency	0.505 GHz	0.505 GHz
Pole 1 Frequency	3.033 GHz	3.033 GHz
Pole 2 Frequency	6.0 GHz	6.0 GHz

HBR3 Reference DFE: The HBR3 Reference Equalizer includes a CTLE cascaded with a one-tap adaptive DFE with a coefficient limited to less than 50mV. The DFE behavior is described as:

$$y_k = x_k - d1sgn(y_{k-1})$$

where,  $y_k$  is the DFE differential output voltage,  $y_k^*$  is the decision function output voltage,  $x_k$  is the differential input voltage after CTLE, d1 is the feedback coefficient, k is the UI sample.



A flowchart representing the HBR3 Reference Equalizer is shown in Figure 53.

Figure 53 HBR3 Reference Equalizer based on the DFE

## Table 48 DFE Model for HBR2

DFE Parameter	Value
Number of Taps	1
DFE Mode	Auto
Eye Width	0.0 UI
Max Tap value	0.050
Min Tap value	0.0

### **Clock Recovery**

When Clock Recovery is required, the clock recovery technique follows the definition of the receiver PLL as defined in Section 3.5.2.5 of the VESA DisplayPort 1.3 Standard. For main link, use the second-order clock recovery function with a closed loop tracking bandwidth and damping factor, with respect to the PRBS7 pattern, as shown in Table 49:

### Table 49 Main Link Second-Order Clock Recovery Function

Bit Rate	Band wid th	Damping Factor
HBR3 (8.1 Gbps)	15 MHZ	1.00
HBR2 (5.4 Gbps)	10 MHz	1.00
HBR (2.7 Gbps)	10 MHz	1.51
RBR (1.62 Gbps)	5.4 MHz	1.51

## Test Point Definition for DisplayPort 1.3 Source Tests

Test the Source DUT at Test Point 2 (TP2) as shown in Figure 54. Unless specifically stated under the Test Conditions, all supported lanes for the DUT shall be evaluated:




Figure 54 Test Point 2 Connection for DisplayPort 1.3 Source Tests

Table 50 defines the test point fixtures and instruments used for DisplayPort 1.3 Source Tests:

Table 50	Test Point Fixtures and Instruments for DisplayPort 1.3 Source Tests
----------	--

Test Requirement	Device Used
Test Point Access Fixture	DisplayPort Test Point Adapter For DisplayPort Connector • Wilder Technologies DP-TPA-P* For mini DisplayPort Connector • Wilder Technologies mDP-TPA-P* • Luxshare ICT mDP Plug (mDP-TPA-P)** • *Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters. • **Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Point Adapters. • For DisplayPort Type-C Connector • N7015A Type-C High-Speed Test Fixture
Signal Analyzer	Infiniium Series Oscilloscope

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.

☑ DisplayPort DisplayPort 1* File View Tools Help					
Task Flow _ Set Up   Select Tests   Configure   Connect   Run Tests   Automation   Results   Html Report					
Set Up DisplayPort Compliance	Test Application				
Source Tests Setup					
Select Tests	Test Selection				
	Physical Layer Tests     AUX PHY and Inrush Tests     Dual Mode Tests	Test Setup			
Configure					
DisplayPort Test Control	oller UnigrafDPTC 🔹	Enable Automation			
	(x86)\Keysight\Infiniium\App Browse	Configure			
AUX Channel Controller		Launch GUI			
☑ 0 Tests Follow instructions to describe your test	t environment Connection: UNKNOWN				

3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 55).

Figure 55 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.3 Standards, select **1.3** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

Probing/Connection Set Up for DisplayPort 1.3 Source Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 56 Sample connection diagram for DisplayPort 1.3 Source Tests

# Source Eye Diagram Test

Test ID

For Standard DP Pattern:

• 1210001, 1210002, 1210003, 1210004 – Eye Diagram Test

For Arbitrary Pattern:

• 1310001, 1310002, 1310003, 1310004 – Eye Diagram Test

Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level O
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	PRBS7

Test Setup

Device ID Operator ID	Comments
Project ID	
Davies Treas	Description
Device Type: Source	Device Type: DisplayPort compliance application
Test Type: Differential Tests	defines three categories for the type of device(s).
Data Pattern:	(1) Source (2) Sink (3) Cable
Standard DP Pattern 💌	Test Type:

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Eye Diagram Test".

Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	🗆 8.1 Gbps	
C 2 Lanes	🗖 5.4 Gbps	C Enabled
④ 4 Lanes	✓ 2.7 Gbps	Soth
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	✓ Pre-emphasis 0
🗆 Level 1	🗖 Swing 1	🔲 Pre-emphasis 1
🗆 Level 2	🗹 Swing 2	Pre-emphasis 2
Level 3	🗖 Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup				
Fixture Type Description				
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â		
De-Embed Fixture	Please select the Fixture Type	-		
Connection Type	Description			
Differential Probe     Single-Ended (A-B)		•		
No of Channels	Description			
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* *		
	<< Back Next >>	Close		

Legend	tial Probe I Selection		
		Lane 0	
Legend		Channel 1	•
Legend			
			lose

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure


- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal using the pattern folding.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 5 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 6 Set up the horizontal waveform histogram on the input signal eye diagram to measure the left edge.
- 7 Set up the parameters for the Mask Test.
  - *a* Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 8 Measure the eye height of the eye diagram using the Histogram.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Calculate the eye width based on the measured jitter of the eye diagram.
- 11 Check for any signal trajectories that may have entered into the mask.
- 12 Report the measurement results.


## PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 51 shows the voltage and time coordinates for the mask used in the eye diagram.

Table 51	Eye Diagram Mask Coord inates
----------	-------------------------------

Mask Point	Bit	Rate
	Red uced (1.62 Gb/s)	High (2.7 Gb/s)
1	0.127, 0.000	0.210, 0.000
2	0.291, 0.160	0.355, 0.140
3	0.500, 0.200	0.500, 0.175
4	0.709, 0.200	0.645, 0.175
5	0.873, 0.000	0.790, 0.000
6	0.709,-0.200	0.645,-0.175
7	0.500,-0.200	0.500,-0.175
8	0.291,-0.160	0.355,-0.140





Mask Test: Zero mask failures.

Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.1
- VESA DisplayPort Standard Version 1.3, Section 3.5.2.8.2, Table 3-20 for RBR, Table 3-19 for HBR

### 9 DisplayPort 1.3 Source Tests

## Expected/Observable Results

The measured eye diagram for the source degraded signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# Source Total Jitter Test

Test ID

For Standard DP Pattern:

• 1220001, 1220002, 1220003, 1220004 - Total Jitter Test

For Arbitrary Pattern:

• 1320001, 1320002, 1320003, 1320004 - Total Jitter Test

Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$IJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All Voltage Levels supported
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	PRBS7

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests Data Pattern: Standard DP Pattern	Description Device Type: DisplayPort compliance application delines three categories for the type of device(s), (1) Source (2) Sink (3) Cable
	Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Total Jitter Test".

Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	🗌 8.1 Gbps	C Disabled
C 2 Lanes	🗖 5.4 Gbps	C Enabled
4 Lanes	✓ 2.7 Gbps	Both     Both     Compared     Compa
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
☑ Level 0	Swing 0	✓ Pre-emphasis 0
🗆 Level 1	Swing 1	Pre-emphasis 1
🗖 Level 2	🗹 Swing 2	🗌 🗆 Pre-emphasis 2
Level 3	☑ Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fest Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	•
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	-
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Lane 0
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 5 Note the jitter component value from the EZJIT Plus/Complete Software.
- 6 Report the measurement results.

## PASS Condition

#### Table 52 Total Jitter at Internal and Compliance Points.

	Transmitter package pin	Transmitter Connector (TP2)
High-bit Rate (2.7	Gb/s per lane)	
Ар-р	0.294 UI	0.420 UI
Reduced-bit Rate	(1.62 Gb/s per lane)	
Ар-р	0.180 UI	0.270 UI

UI is Unit Interval.

### Test References

### See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2.7.2, Table 3-15

## Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Non-ISI Jitter Test

## Test ID

For Standard DP Pattern:

1230001, 1230002, 1230003, 1230004 - Non ISI Jitter Test

For Arbitrary Pattern:

• 1330001, 1330002, 1330003, 1330004 - Non ISI Jitter Test

## Test Overview

The objective of the test is to evaluate the amount of Non ISI jitter accompanying the data transmission.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Non-ISI Jitter Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All Voltage Levels supported
Pre-Emphasis Level	Level O
Post-Cursor2 Level	Level O
Test Lane	All test lanes supported
Test Pattern	PRBS7

Test Setup

Device ID Operator ID	Comments
Project ID	
Davies Treas	Description
Device Type: Source	Device Type: DisplayPort compliance application
Test Type: Differential Tests	defines three categories for the type of device(s).
Data Pattern:	(1) Source (2) Sink (3) Cable
Standard DP Pattern 💌	Test Type:

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

Leve
isis O
isis 1
isis 2
isis 3

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non-ISI Jitter Test".


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup	
Fixture Type	Description
003/ Tek TF-DP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.
De-Embed Fixture	Please select the Fixture Type
Connection Type	Description
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:
No of Channels	Description
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.
	<< Back Next >> Close

Differential Probe Channel Selection		
		Lane 0
		Channel 1 🗸
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - d Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 5 Note the jitter component value from the EZJIT Plus/Complete Software.
- 6 Calculate the Non ISI jitter using the following equation:
  - Non ISI Jitter = TJ ISI
- 7 Report the measurement results.

## PASS Condition

Table 53 Nor	n-ISI Jitter at Internal and Compliance Points.
--------------	---

	Transmitter package pin	Transmitter Connector (TP2)
High-bit Rate (2.	7 Gb/s per lane)	
A <sub>p-p</sub>	0.260 UI	0.276 UI
Reduced-bit Rat	e (1.62 Gb/s per lane)	
A <sub>p-p</sub>	0.160 UI	0.170 UI

UI is Unit Interval.

### **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.11
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2.7.2, Table 3-15

### Expected/Observable Results

The measured Non ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Non Pre-Emphasis Level Test

Test ID

For Standard DP Pattern (RBR and HBR):

- 1261001, 1261002, 1261003, 1261004 Non Pre-Emphasis Level Test (Swing 1/Swing 0)
- 1262001, 1262002, 1262003, 1262004 Non Pre-Emphasis Level Test (Swing 2/Swing 1)
- 1263001, 1263002, 1263003, 1263004 Non Pre-Emphasis Level Test (Swing 3/Swing 2)

For Standard DP Pattern (HBR2 and HBR3):

- 1264101, 1264102, 1264103, 1264104 Non Pre-Emphasis Level Test (Swing 2/Swing 0)
- 1262101, 1262102, 1262103, 1262104 Non Pre-Emphasis Level Test (Swing 2/Swing 1)
- 1263101, 1263102, 1263103, 1263104 Non Pre-Emphasis Level Test (Swing 3/Swing 2)

For Arbitrary Pattern:

- 1364101, 1364102, 1364103, 1364104 Non Pre-Emphasis Level Test (Swing 2/Swing 0)
- 1362101, 1362102, 1362103, 1362104 Non Pre-Emphasis Level Test (Swing 2/Swing 1)
- 1363101, 1363102, 1363103, 1363104 Non Pre-Emphasis Level Test (Swing 3/Swing 2)

Test Overview

The objective of this test is to ensure that the system budget elements are obeyed and to ensure that the level settings are monotonic so that the sink relies on the source to incrementally increase upon request by the sink.

Test Conditions for Non Pre-Emphasis Level Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR3)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All Voltage Levels supported
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	RBR, HBR – PRBS7 HBR2, HBR3 – PLTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID	Comments
Project ID Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s), (1) Source
Data Pattern: Standard DP Pattern 💌	(2) Sink (3) Cable Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non Pre-Emphasis Level Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking			
C 1 Lane	☑ 8.1 Gbps	C Disabled			
C 2 Lanes	✓ 5.4 Gbps	C Enabled			
④ 4 Lanes	💌 2.7 Gbps	Both			
	1.62 Gbps				
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve			
🔽 Level 0	Swing 0	Pre-emphasis 0			
Level 1	🔽 Swing 1	🗌 🔲 Pre-emphasis 1			
Level 2	🔽 Swing 2	🗌 🔲 🗖 Pre-emphasis 2			
Level 3	Swing 3	Pre-emphasis 3			
HBR2 Preferred Setting v	vith Cable HBR2P	referred Setting with No Ca			
Swing 2/ Pre-emphasis 0/	PC2 0 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌			
HBR3 Preferred Setting with Cable HBR3 Preferred Setting with No Cable					
Swing 2/ Pre-emphasis 0/	PC20 💌 Swing	2/ Pre-emphasis 0/ PC2 0 👻 Swing 2/ Pre-emphasis 0/ PC2 0 💌			


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	-
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	<b>^</b>
	<< Back Next >>	Close

Channel Selection Setup - Differer	ntial Probe
Differential Probe Channel Selection	
	Lane 0 Channel 1 •
Legend	
	Kack Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 For Voltage Level A with no pre-emphasis level:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - *b* Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
    - iv Measure the data rate of the input signal.
  - c Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
    - V<sub>H</sub> 10111111
    - V<sub>L</sub> 1010000
    - ii For a given voltage level and pre-emphasis level 0 (non pre-emphasis level):
    - The transition voltage measurement, V<sub>T\_Lvl0\_H</sub> and V<sub>T\_Lvl0\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement, V<sub>N\_LVI0\_H</sub> is the average of the High voltage over three UI ending at the 50% point of the 6<sup>th</sup> bit of the seven successive transmitted ones of the pattern while V<sub>N\_LVI0\_L</sub> is the average of the Low voltage over two UI ending at the 50% point of the 4<sup>th</sup> bit of the four successive transmitted zeros of the pattern.




Figure 58 High Voltage measurement for RBR and HBR




Figure 59 Low Voltage measurement for RBR and HBR

- e For HBR2 and HBR3 using the test pattern PLTPAT:
  - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level 0 (non pre-emphasis level):
  - The transition voltage measurement, V<sub>T\_Lvl0\_H</sub> and V<sub>T\_Lvl0\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N\_L vl0\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N\_L vl0\_L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 60 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.

*j* Calculate the peak-to-peak value of the transition voltage using the equation:

$$V_{T_Lvl0_PP} = V_{T_Lvl0_H} - V_{T_Lvl0_L}$$

*k* Calculate the peak-to-peak value of the non-transition voltage using the equation:

$$V_{N_{LVI0_{PP}}} = V_{N_{LVI0_{H}}} - V_{N_{LVI0_{L}}}$$

- 2 Repeat Step 1 for Voltage Level B with no pre-emphasis level.
- 3 Calculate the non pre-emphasis level output voltage ratio using the equation:

Non Pre-Emphasis Level = 20 \* Log<sub>10</sub>[Voltage Level A V<sub>N Lvl0 PP</sub> / Voltage Level B V<sub>N Lvl0 PP</sub>]

4 Report the measurement results.

## PASS Condition

For each level setting testes, the following equation should be used:

Resultant = 20 \* Log<sub>10</sub>[Voltage<sub>Peak-Peak\_LevelA</sub> / Voltage<sub>Peak-Peak\_LevelB</sub>]

leasurement#	Voltage <sub>Peak-Peak_Level</sub> A	Voltage <sub>Peak-Peak_LevelB</sub>	
BR & HBR			
1	Level 1 (0 dB Pre-emphasis nominal)	Level 0 (0 dB Pre-emphasis nominal)	
2	Level 2 (0 dB Pre-emphasis nominal)	Level 1 (0 dB Pre-emphasis nominal)	
3*	Level 3 (0 dB Pre-emphasis nominal)	Level 2 (0 dB Pre-emphasis nominal)	
IBR2 and HBR3			
4	Level 2 (0 dB Pre-emphasis nominal)	Level 0 (0 dB Pre-emphasis nominal)	
5	Level 2 (0 dB Pre-emphasis nominal)	Level 1 (0 dB Pre-emphasis nominal)	
6*	Level 3 (0 dB Pre-emphasis nominal)	Level 2 (0 dB Pre-emphasis nominal)	

Table 54	Compared Levels
	Compared Levers

The resultants specifications are as identified below:

Measurement 1: 0.8 dB  $\leq$  Resultant  $\leq$  6.0 dB

Measurement 2: 0.1 dB  $\leq$  Resultant  $\leq$  5.1 dB

Measurement 3: 0.8 dB  $\leq$  Resultant  $\leq$  6.0 dB

Measurement 4: 5.2 dB  $\leq$  Resultant  $\leq$  6.9 dB

Measurement 5: 1.6 dB  $\leq$  Resultant  $\leq$  3.5 dB

Measurement 6: 1 dB  $\leq$  Resultant  $\leq$  4.4 dB

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Мах	Unit	Comments
	Ratio of Output Voltage Level 1/Level 0	0.8	-	6.0	dB	<ul> <li>Measured on non-transition</li> <li>bits at Pre-emphasis level 0</li> <li>setting. Support for Voltage</li> </ul>
V <sub>TX-OUTPUT-RATIO_RBR_HBR</sub> *	Ratio of Output Voltage Level 2/Level 1	0.1	-	5.1	dB	
	Ratio of Output Voltage Level 3/Level 2	0.8	-	6.0	dB	<ul> <li>Level 3 is optional.</li> </ul>

### Table 55 DisplayPort Main Link Transmitter TP2 Parameters

\* Earlier versions of DisplayPort have the Main-Link DPTX output voltage ratios to ensure that the DPTX supports the required range of output voltage levels. For HBR2 and higher, you need not test or specify exclusively because the compliance test point is moved to TP3\_EQ. So, the ratio of output voltage levels is removed from the table above for HBR2 and above.

## Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.2
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-10

## Expected/Observable Results

The measured output voltage level ratio of the non pre-emphasis level test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Pre-Emphasis Level Test

Test ID

For Standard DP Pattern (RBR and HBR):

• 1270001, 1270002, 1270003, 1270004 – Pre-Emphasis Level Test

For Standard DP Pattern (HBR2 and HBR3):

• 1270501, 1270502, 1270503, 1270504 – Pre-Emphasis Level Test

For Arbitrary Pattern:

• 1370501, 1370502, 1370503, 1370504 - Pre-Emphasis Level Test

# Test Overview

The objective of this test is to evaluate the effect of pre-emphasis of the source waveform by measuring the peak differential amplitude to assure accuracy of the pre-emphasis settings.

Test Conditions for Pre-Emphasis Level Test

Test Parameter	Condition	
Test Point	TP2	
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR3)	
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)	
Voltage Level	All Voltage Levels supported	
Pre-Emphasis Level	All pre-emphasis levels supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.3 Standard.	
Post-Cursor2 Level	Level 0	
Test Lane	All test lanes supported	
Test Pattern	RBR, HBR – PRBS7 HBR2, HBR3– PLTPAT	

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Operator ID Project ID	
Device Type: Source Test Type: Differential Tests Data Pattern: Standard DP Pattern	Description Device Type: DisplayPort compliance application delines three categories for the type of device(s) (1) Source (2) Sink (3) Cable Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Pre-Emphasis Level Test".

Lane Setting	Bit Rate		Spread Spectrum Clocking	
C 1 Lane	8.1	Gbps	C Disabled	
O 2 Lanes	✓ 5.4 Gbps		C Enabled	
4 Lanes	2.7	Gbps	Both	
	☑ 1.6	2 Gbps		
Post Cursor 2 Level	Voltag	je Swing	Pre-Emphasis Leve	
☑ Level 0	Swing 0		✓ Pre-emphasis 0	
🗆 Level 1	Swing 1		✓ Pre-emphasis 1	
🗆 Level 2	🛛 🗹 Sw	ing 2	✓ Pre-emphasis 2	
Level 3	Sw Sw	ing 3	Pre-emphasis 3	
IBR2 Preferred Setting w	vith Cable	HBR2Prefe	erred Setting with No Ca	
Swing 2/ Pre-emphasis 0/ PC2 0 💌		Swing 2/ Pre-emphasis 0/ PC2 0 💌		
IBR3Preferred Setting #	vith Cable	HBR3Prefe	erred Setting with No Ca	
Swing 2/ Pre-emphasis 0/ PC2 0 🔻		Swing 2/ F	Pre-emphasis 0/ PC2 0 💌	


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup			
Fixture Type	Description		
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.		
De-Embed Fixture	Please select the Fixture Type	-	
Connection Type	Description		
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*	
No of Channels	Description		
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	-	
	<< Back Next >>	Close	

Channel Selection Setup - Differe	ntial Probe
Differential Probe Channel Selection	
	Lane 0
Legend	
	< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 For a given Voltage Level and a Pre-Emphasis Level X:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - b Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
    - iv Measure the data rate of the input signal.
  - *c* Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_L$  is:
    - V<sub>H</sub> 10111111
    - V<sub>L</sub> 1010000
    - ii For a given voltage level and pre-emphasis level (LvIX):
    - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement, V<sub>N\_LVIX\_H</sub> is the average of the High voltage over three UI ending at the 50% point of the  $6^{th}$  bit of the seven successive transmitted ones of the pattern while V<sub>N\_LVIX\_L</sub> is the average of the Low voltage over two UI ending at the 50% point of the  $4^{th}$  bit of the four successive transmitted zeros of the pattern.




Figure 61 High Voltage measurement for RBR and HBR




Figure 62 Low Voltage measurement for RBR and HBR

- e For HBR2 and HBR3 using the test pattern PLTPAT:
  - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level (LvlX):
  - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N\_LvIX\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N\_LvIX\_L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 63 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.

*j* Calculate the peak-to-peak value of the transition voltage using the equation:

$$/_{T_VX_PP} = V_{T_VX_H} - V_{T_VX_L}$$

*k* Calculate the peak-to-peak value of the non-transition voltage using the equation:

$$V_{N LVIX PP} = V_{N LVIX H} - V_{N LVIX L}$$

*l* Calculate the pre-emphasis level using the equation:

Pre-Emphasis<sub>LvlX</sub> = 20 \* Log<sub>10</sub>[V<sub>T LvlX PP</sub> / V<sub>N LvlX PP</sub>]

- 2 For Pre-Emphasis Level 0 (no pre-emphasis level), the result for Pre-Emphasis<sub>Lvl0</sub> is compared with the maximum pre-emphasis disabled limit.
- 3 Repeat Step 1 for the next Pre-Emphasis level and for each Pre-Emphasis levels, compare the pre-emphasis delta with the pre-emphasis delta limits.
- 4 Calculate the pre-emphasis delta using the equation:
  - Pre-Emphasis Delta (Level 1 vs Level 0) = Pre-Emphasis<sub>Lvl1</sub> Pre-Emphasis<sub>Lvl0</sub>
  - Pre-Emphasis Delta (Level 2 vs Level 1) = Pre-Emphasis<sub>I vl2</sub> Pre-Emphasis<sub>I vl2</sub>
  - Pre-Emphasis Delta (Level 3 vs Level 2) = Pre-Emphasis<sub>1 v13</sub> Pre-Emphasis<sub>1 v13</sub>
- 5 Report the measurement results.

#### PASS Condition

Pre-emphasis values for the Level 0 (OFF) state (Normative)

Level 0 (OFF) Pre-emphasis measurement:

Resultant =  $20 \times \text{Log} [\text{Voltage}_{T \text{Lvl0 PP}} / \text{Voltage}_{N \text{Lvl0 PP}}]$  for all supported levels.

Level 0 (OFF) Pre-emphasis Measurement condition: +0.25 dB ≥ Resultant

Pre-emphasis Delta values for:

- a Level 1 vs. Level 0 Pre-emphasis settings (NORMATIVE)
- *b* Level 2 vs. Level 1 Pre-emphasis settings (NORMATIVE)
- c Level 3 vs. Level 2 Pre-emphasis settings (NORMATIVE)

Pre-emphasis Delta measurements:

• Level 1 vs. Level 0

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20 * \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl1\_PP} / \mbox{Voltage}_{N\_Lvl1\_PP} \right] - 20 * \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl0\_PP} / \mbox{Voltage}_{N\_Lvl0\_PP} \right] \\ \mbox{Voltage}_{N\_Lvl0\_PP} \left[ \mbox{for Voltage} \mbox{Swing Levels 0, 1 and 2.} \right] \end{array}$ 

• Level 2 vs. Level 1

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20* Log \left[ \mbox{Voltage}_{T\_Lvl2\_PP} / \mbox{Voltage}_{N\_Lvl2\_PP} \right] - 20* Log \left[ \mbox{Voltage}_{T\_Lvl1\_PP} / \mbox{Voltage}_{N\_Lvl1\_PP} \right] \\ \mbox{Voltage}_{N\_Lvl1\_PP} \left[ \mbox{for Voltage} \mbox{Swing Levels 0 and 1.} \right] \end{array}$ 

• Level 3 vs. Level 2

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20* \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl3\_PP} / \mbox{Voltage}_{N\_Lvl3\_PP} \right] - 20* \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl3\_PP} / \mbox{Voltage}_{N\_Lvl2\_PP} \right] \\ \mbox{Voltage}_{N\_Lvl2\_PP} \left[ \mbox{for Voltage} \mbox{Swing Level 0, if supported.} \right] \end{array}$ 

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
V <sub>TX-PREEMP-OFF</sub>	Maximum Pre-emphasis when disabled	-	-	0.25	dB	Pre-emphasis Level 0 setting must not show any pre-emphasis at TP2 to prevent link training issues.
V <sub>TX-PREEMP-DELTA</sub>	Delta of Pre-emphasis Level 1 vs. Level 0	2	-	-	dB	Applies to all valid voltage settings. Measured at
	Delta of Pre-emphasis Level 2 vs. Level 1	1.6	-	-	dB	Pre-emphasis Post Cursor2 Level 0.
	Delta of Pre-emphasis Level 3 vs. Level 2	1.6	-	-	dB	<ul> <li>Support for Pre-emphasis Level 3 is optional.</li> </ul>

#### Table 56 DisplayPort Main Link Transmitter TP2 Parameters

### Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-10

## Expected/Observable Results

The measured pre-emphasis level or pre-emphasis delta for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Non Transition Voltage Range Measurement Test

Test ID

For Standard DP Pattern (RBR and HBR):

- 1272001, 1272002, 1272003, 1272004 Non Transition Voltage Range Measurement (Swing 0)
- 1273001, 1273002, 1273003, 1273004 Non Transition Voltage Range Measurement (Swing 1)
- 1274001, 1274002, 1274003, 1274004 Non Transition Voltage Range Measurement (Swing 2)

For Standard DP Pattern (HBR2 and HBR3):

- 1272101, 1272102, 1272103, 1272104 Non Transition Voltage Range Measurement (Swing 0)
- 1273101, 1273102, 1273103, 1273104 Non Transition Voltage Range Measurement (Swing 1)
- 1274101, 1274102, 1274103, 1274104 Non Transition Voltage Range Measurement (Swing 2)

For Arbitrary Pattern:

- 1372101, 1372102, 1372103, 1372104 Non Transition Voltage Range Measurement (Swing 0)
- 1373101, 1373102, 1373103, 1373104 Non Transition Voltage Range Measurement (Swing 1)
- 1374101, 1374102, 1374103, 1374104 Non Transition Voltage Range Measurement (Swing 2)

Test Overview

The objective of this test is to evaluate the effect of pre-emphasis of the source waveform by measuring the peak differential amplitude to assure accuracy of the pre-emphasis settings. Comparisons are also made for the Level 0 transition state as well as non-transition levels.

Test Conditions for Non-Transition Voltage Range Measurement Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR3)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All Voltage Levels supported
Pre-Emphasis Level	All pre-emphasis levels supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.3 Standard.
Post-Cursor2 Level	Level O
Test Lane	All test lanes supported
Test Pattern	RBR, HBR – PRBS7 HBR2, HBR3 – PLTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests Data Pattern: Standard DP Pattern	Description Device Type: DisplayPort compliance application delines three categories for the type of device(s), (1) Source (2) Sink (3) Cable
	Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non-Transition Voltage Range Measurement Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	✓ 8.1 Gbps	C Disabled
C 2 Lanes	🔽 5.4 Gbps	C Enabled
④ 4 Lanes	☑ 2.7 Gbps	Both     Both     Solution     Solut
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
Level 0	Swing 0	Pre-emphasis 0
Level 1	🔽 Swing 1	Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
IBR2 Preferred Setting	with Cable HBR2 Pr	eferred Setting with No Ca
Swing 2/ Pre-emphasis 0/	PC2 0 👻 Swing 2	?/ Pre-emphasis 0/ PC2 0 💌
IBR3 Preferred Setting	with Cable HBR3Pr	eferred Setting with No Ca
Swing 2/ Pre-emphasis 0/	PC2 0 💌 Swing 2	?/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	<u> </u>
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
Oifferential Probe	Connection Type: There are two Differential connection models that are supported:	
C Single-Ended (A-B)	modes mar are supponed	-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 For a given Voltage Level, repeat the following steps for all pre-emphasis levels subjected to constraints specified in Table 3-1 of the VESA DisplayPort 1.3 Standard:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - *b* Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
    - iv Measure the data rate of the input signal.
  - c Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
    - V<sub>H</sub> 10111111
    - · V<sub>I</sub> 1010000
    - ii For a given voltage level and pre-emphasis level (LvIX):
    - The transition voltage measurement,  $V_{T\_LvIX\_H}$  and  $V_{T\_LvIX\_L}$  are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement,  $V_{N\_LvIX\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 6<sup>th</sup> bit of the seven successive transmitted ones of the pattern while  $V_{N\_LvIX\_L}$  is the average of the Low voltage over two UI ending at the 50% point of the 4<sup>th</sup> bit of the four successive transmitted zeros of the pattern.




Figure 64 High Voltage measurement for RBR and HBR




Figure 65 Low Voltage measurement for RBR and HBR

- e For HBR2 and HBR3 using the test pattern PLTPAT:
  - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level (LvlX):
  - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N_{\perp}VIX_{\perp}H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N_{\perp}VIX_{\perp}L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 66 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.
- *j* Calculate the peak-to-peak value of the transition voltage using the equation:

# $V_{T_{LvlX_{PP}}} = V_{T_{LvlX_{H}}} - V_{T_{LvlX_{L}}}$

*k* Calculate the peak-to-peak value of the non-transition voltage using the equation:

## $V_{N_{vl}} = V_{N_{vl}} - V_{N_{vl}}$

2 Calculate the non transition voltage range using the equation:

Non Transition Voltage Range = Minimum  $[(V_N LVIX PP) / (V_N LVIO PP)]$ 

where,  $V_{N\_LvIX\_PP}$ ) refers to all supported pre-emphasis levels (Level1, Level2, Level3 and so on up to Level X).

3 Report the measurement results.

#### PASS Condition

Non-Transition Voltage Range Measurements

For Level 2 voltage setting: Resultant > 0.708 OR 20\*log(Resultant) > -3dB

For Level 1 voltage setting: Resultant > 0.708 OR 20\*log(Resultant) > -3dB

For Level 0 voltage setting: Resultant > 0.85 OR 20\*log(Resultant) > -1.4dB

#### Table 57 DisplayPort Main Link Transmitter TP2 Parameters

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
	Non-transition reduction Output Voltage Level 2	-	-	3	dB	V <sub>TX-DIFF</sub> at each non-zero nominal pre-emphasis level
V <sub>TX-DIFF_REDUCTION</sub>	Non-transition reduction Output Voltage Level 1	-	-	3	dB	must not be lower than the specified amount less than
	Non-transition reduction Output Voltage Level 0	-	-	1.4	dB	<ul> <li>V<sub>TX-DIFF</sub> at the zero nominal pre-emphasis level.</li> </ul>

#### Test References

#### See:

VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3

• VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-10

#### Expected/Observable Results

The measured output voltage level reduction of the non transition bit for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Peak to Peak Voltage Test

Test ID

For Standard DP Pattern (RBR and HBR):

· 1266001, 1266002, 1266003, 1266004 - Peak to Peak Voltage Test

For Standard DP Pattern (HBR2 and HBR3):

- · 1266101, 1266102, 1266103, 1266104 Peak to Peak Voltage Test
- For Arbitrary Pattern:
- · 1366101, 1366102, 1366103, 1366104 Peak to Peak Voltage Test

## Test Overview

The objective of this test is to evaluate the maximum differential peak to peak voltage.

Test Conditions for Peak to Peak Voltage Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR3)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All Voltage Levels supported
Pre-Emphasis Level	All pre-emphasis levels supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.3 Standard.
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	RBR, HBR – PRBS7 HBR2, HBR3 – PLTPAT

Test Setup

Device ID Operator ID	Comments
Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application delines three categories for the type of device(s). (1) Source
Data Pattern: Standard DP Pattern ▼	(2) Sink (3) Cable Test Type:

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Peak to Peak Voltage Test".

Lane Setting	Bit Rate		Spread Spectrum Clocking
C 1 Lane	₹ 8.1	Gbps	C Disabled
C 2 Lanes	5.4	Gbps	C Enabled
④ 4 Lanes	2.7	Gbps	O Both
	☑ 1.6	2 Gbps	
Post Cursor 2 Level	Voltag	je Swing	Pre-Emphasis Level
🔽 Level 0	Sw	ing 0	✓ Pre-emphasis 0
🗆 Level 1	Swing 1		🗹 Pre-emphasis 1
🗆 Level 2	🛛 🗹 Sw	ing 2	🔽 Pre-emphasis 2
Level 3	💌 Swing 3		✓ Pre-emphasis 3
HBR2Preferred Setting	vith Cable	HBR2Prefe	erred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC2 0 💌	Swing 2/ F	Pre-emphasis 0/ PC2 0 💌
HBR3PreferredSetting	vith Cable	HBR3Prefe	erred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC20 🔻	Swing 2/ F	Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	-
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	•
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* •
	<< Back Next >>	Close

Differential Probe Channel Selection		
		Lane 0
		Channel 1 -
Legend		
	<< Back	<b>Finish</b> Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Measure the maximum and minimum voltage of the input signal.
- 4 Calculate the peak to peak voltage using the equation:
  - Peak to Peak Voltage = Maximum Voltage Minimum Voltage
- 5 Report the measurement results.

#### PASS Condition

For all Data Rates:

Maximum Differential Peak to Peak Voltage  $\leq$  1.38V.

#### Table 58 DisplayPort Main Link Transmitter TP2 Parameters

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
V <sub>TX-DIFFp-p_MAX</sub>	Max Output Voltage Level	-	-	1.38	۷	For all Output Level and Pre-emphasis combinations.

#### Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-10

#### Expected/Observable Results

The measured peak to peak voltage for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Inter-Pair Skew Test

Test ID

#### For Standard DP Pattern:

- 1290001 Lane0/Lane1 Inter-Pair Skew Test
- 1290002 Lane0/Lane2 Inter-Pair Skew Test
- 1290003 Lane0/Lane3 Inter-Pair Skew Test
- 1290004 Lane1/Lane2 Inter-Pair Skew Test
- 1290005 Lane1/Lane3 Inter-Pair Skew Test
- 1290006 Lane2/Lane3 Inter-Pair Skew Test

For Arbitrary Pattern:

Not applicable for arbitrary pattern

### Test Overview

The objective of the test is to evaluate the skew or time delay between differential data lanes in the DisplayPort interface.

Test Conditions for Inter Pair Skew Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest Bit Rate supported (RBR, HBR, HBR2 or HBR3)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level O
Post-Cursor2 Level	Level O
Test Lane	All test lanes are supported
	For two lane operation:
	Lane 0 to Lane 1
	For four lane operation:
	Lane 0 to Lane 1
	Lane 0 to Lane 2
	Lane 0 to Lane 3
	Lane 1 to Lane 2
	Lane 1 to Lane 3
	Lane 2 to Lane 3
Test Pattern	PRBS7

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source ▼ Test Type: Differential Tests ▼ Data Pattern: Standard DP Pattern ▼	Description       Device Type:       DisplayPort compliance application       defines three categories for the type       of device[s]       (1) Source       (2) Sink       (3) Cable       Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions	S
for Inter Pair Skew Test".	
DUT Definition Setur	

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	💌 8.1 Gbps	C Disabled
C 2 Lanes	🔲 5.4 Gbps	C Enabled
④ 4 Lanes	🗌 2.7 Gbps	Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🗹 Level 0	Swing 0	Pre-emphasis 0
Level 1	🔲 Swing 1	📔 🔲 🗖 Pre-emphasis 1
Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
HBR3Preferred Setting	with Cable HBR3Pr	eferred Setting with No Cab
Swing 2/ Pre-emphasis 0.	/ PC2 0 💌 🛛 Swing 2	2/ Pre-emphasis 0/ PC2 0 💌
	<< Back	Next>> Close

4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.


Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* *
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	* •

3

Channel Selection Setup - Differer	ntial Probe
Differential Probe Channel Selection	
	Lane 0 Channel 1 •
Legend	
	Kack Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 For a given inter-pair skew measurement of Lane A to Lane B:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - b Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the Lane A input signal.
    - ii Scale the vertical display of the Lane A input signal to optimum value.
    - iii Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the Lane A input signal.
    - iv Verify the trigger and the amplitude of the Lane B input signal.
    - v Scale the vertical display of the Lane B input signal to optimum value.
    - vi Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the Lane B input signal.
    - vii Measure the data rate of the Lane A input signal.
    - viii Measure the data rate of the Lane B input signal.
  - *c* Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
  - d Set up the parameter for the inter-pair skew measurement:
    - i Set up two display grids such that each grid displays one test lane data signal.
    - ii Set up the measurement threshold for each test lane data signal on the Transition Voltage = 0V.
    - iii Decode the data signal for each test lane.
    - iv Search the desired pattern from the decoded data signal.
    - v Measure the time difference between the corresponding edges of both test lanes:

#### Transition\_LaneA - Transition\_LaneB

- vi Repeat the previous step until you measure 100 edges.
- vii VESA DisplayPort 1.3 Standard specifies 20 UI offset Lane 0 to Lane 1, Lane 1 to Lane 2 and Lane 2 to Lane 3. The resultant offset is cumulative.
- viii Calculate the inter-pair skew using the equation:

Inter-Pair Skew = {1/Number of Edges}  $\sum |T_{Transition\_LaneA} - T_{Transition\_LaneB}|$  - Nominal Skew

where, Nominal Skew is the expected offset between tested lanes.

2 Report the measurement results.

#### PASS Condition

-1250ps < Inter-Lane Skew Tolerance < 1250ps

	TP2 (TX E	xternal Co	onnector -	Normative)		
Symbol	Parameter	Min	Nom	Max	Unit	Comments
<sup>t</sup> tx-skew-inter_pair	Lane-to-Lane Output Skew	-	-	1250	ps	Applies to transmitters capable of 2- and 4-lane operation. Also, applies to all pairwise combinations of supported lanes for all data rates.

#### Table 59 DisplayPort Main Link Transmitter TP2 Parameters

Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.4
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-10

Expected/Observable Results

The measured inter-pair skew for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Main Link Frequency Compliance Test

Test ID

For Standard DP Pattern:

· 12193001 12193002 12193003 12193004 - Main Link Frequency Compliance

For Arbitrary Pattern:

· 13193001 13193002 13193003 13193004 - Main Link Frequency Compliance

Test Overview

The objective of this test is to ensure that the average data rate under all conditions does not exceed the minimum and maximum values as set by the VESA DisplayPort 1.3 Standard.

Test Conditions for Main Link Frequency Compliance Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR3)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source ▼ Test Type: Differential Tests ▼ Data Pattern: Standard DP Pattern ▼	Description         Device Type:         DisplayPort compliance application         defines three categories for the type         of device[s]         (1) Source         (2) Sink         (3) Cable         Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

equency Compliance Test"	1	on the settings defined	
DUT Definition Setup			
DUT Definition Setting			
Lane Setting	Bit Rate	Spread Spectrum Clocking	

O Disabled

C Enabled

Pre-Emphasis Level

✓ Pre-emphasis 0

Pre-emphasis 1

Pre-emphasis 2

Pre-emphasis 3

Close

HBR2 Preferred Setting with No Cable

Swing 2/ Pre-emphasis 0/ PC2 0 💌

HBR3 Preferred Setting with No Cable

Swing 2/ Pre-emphasis 0/ PC2 0 💌

Next >>

Both

🗹 8.1 Gbps

🗹 5.4 Gbps

2.7 Gbps ☑ 1.62 Gbps

Voltage Swing

🔲 Swing 0

🗌 Swing 1

🔽 Swing 2

🔲 Swing 3

C 1 Lane

C 2 Lanes

④ 4 Lanes

Post Cursor 2 Level

🔽 Level 0

🗌 Level 1

Level 2

🗌 Level 3

HBR2 Preferred Setting with Cable

HBR3 Preferred Setting with Cable

Swing 2/ Pre-emphasis 0/ PC2 0 💌

Swing 2/ Pre-emphasis 0/ PC2 0 💌

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for

On the Test Connection Setup window, select the appropriate fixture type from the drop-down 4 options, type of probe connection and number of oscilloscope channels.


<< Back

	7	
Fixture Type	Description	
003/ Tek TF-DP-TPA-P 💌	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
O Differential Probe	Connection Type: There are two Differential connection	Â
C Single-Ended (A-B)	models that are supported:	Ŧ
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	* •
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to filter the unit interval measurement trend with 3dB corner frequency of 1.98 MHz.
- 5 Set up the parameters for the verification of the existence of SSC in the input signal.
  - a Create FUNC2 signal, which is the magnify signal of the unit interval measurement trend.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the maximum and the minimum measurement levels for the FUNC2 magnified unit interval measurement trend.
  - *d* Set up two frequency measurement levels for the FUNC2 magnified unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - *e* For SSC Enabled Test condition, check the measured frequency to verify the existence of SSC in the input signal.
- 6 Clear all measurements.
- 7 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 8 Set up the parameters for the unit interval and data rate measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up the data rate or clock recovery rate (CDR rate) for the input signal.
  - f Acquire the signal for 10 SSC Cycles.
  - g Get the mean value for the data rate measurement.

- 9 For the test condition "SSC Enabled", set up the parameter of the SSC measurement:
  - a Set up the memory depth and time-base to display one complete SSC cycle based on the measured SSC modulation frequency in Step 5.
  - *b* Acquire the signal with one complete SSC cycle.
  - c Get the minimum of FUNC2 filtered unit interval measurement trend to calculate the maximum data rate:

Maximum Data Rate = 1 / (Minimum Unit Interval)

*d* Get the maximum of FUNC2 filtered unit interval measurement trend to calculate the minimum data rate:

Minimum Data Rate = 1 / (Maximum Unit Interval)

- e Repeat steps b, c and d until you acquire 10 SSC Cycles.
- *f* Calculate the mean value for the maximum and minimum data rates.
- 10 Report the measurement results.

### PASS Condition

Maximum Data Rate (Frequency  $Max_{ppm}) \le 300 \text{ ppm}$ 

Minimum Data Rate (Frequency  $Min_{ppm}$ )  $\geq$  -5300 ppm

#### Table 60 DisplayPort Main Link Transmitter TP2 Parameters

		TP2 (TX Exte	rnal Connecto	r - Normative)		
Symbol	Parameter	Min	Nom	Max	Unit	Comments
f <sub>HBR3</sub>	Frequency for High Bit Rate 3	8.05707	8.1	8.10243	Gbps	
f <sub>HBR2</sub>	Frequency for High Bit Rate 2	5.37138	5.4	5.40162	Gbps	Frequency high limit = +300ppm Frequency low limit = -5300ppm
f <sub>HBR</sub>	Frequency for High Bit Rate	2.68569	2.7	2.70081	Gbps	
f <sub>RBR</sub>	Frequency for Reduced Bit Rate	1.611414	1.62	1.620486	Gbps	

#### Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.15
- · VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-9

Expected/Observable Results

The measured data rate for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Spread Spectrum Clocking (SSC) Modulation Frequency Test

Test ID

For Standard DP Pattern:

• 12170001 12170002 12170003 12170004 – SSC Modulation Frequency Test

For Arbitrary Pattern:

• 13170001 13170002 13170003 13170004 - SSC Modulation Frequency Test

#### Test Overview

The objective of this test is to evaluate the frequency of the SSC modulation and to validate that the frequency is within specification limits. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles. Calculate the SSC modulation frequency from the average of the measured SSC modulation frequency for each cycle.

Test Conditions for SSC Modulation Frequency Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR, HBR2 or HBR3)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests Data Pattern: Standard DP Pattern	Description Device Type: DisplayPort compliance application delines three categories for the type of device(s), (1) Source (2) Sink (3) Cable
	Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for SSC Modulation Frequency Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	☑ 8.1 Gbps	C Disabled
C 2 Lanes	🗖 5.4 Gbps	Enabled
4 Lanes	🗖 2.7 Gbps	C Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
☑ Level 0	Swing 0	Pre-emphasis 0
Level 1	🔲 Swing 1	🗌 🔲 Pre-emphasis 1
🗌 Level 2	🗹 Swing 2	Pre-emphasis 2
🗖 Level 3	🗖 Swing 3	Pre-emphasis 3
HBR3Preferred Setting w	ith Cable HBR3P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC2 0 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	*
Connection Type	Description	
O Differential Probe	Connection Type: There are two Differential connection models that are supported:	Î
C Single-Ended (A-B)		-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	<b>^</b>
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Lane 0
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c  $\,$  Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - *b* Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 5 Set up the parameters for the frequency measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up two frequency measurements for the FUNC2 filtered unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - f Get the frequency measurement of the FUNC2 filtered unit interval measurement trend.
  - g Acquire the signal for 10 SSC Cycles.
- 6 Get the mean value for the SSC Modulation frequency.
- 7 Report the measurement results.

#### PASS Condition

30kHz  $\leq$  SSC Modulation Frequency (f<sub>SSC</sub>)  $\leq$  33kHz

#### Table 61 DisplayPort Main Link Transmitter TP2 Parameters

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
Down_Spread_Frequency	Link clock down-spreading frequency	30	-	33	kHz	Range: 30kHz ~ 33kHz when down-spread enabled

Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.15
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-9

## Expected/Observable Results

The measured SSC modulation frequency for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Spread Spectrum Clocking (SSC) Modulation Deviation Test

Test ID

For Standard DP Pattern:

12180001 12180002 12180003 12180004 – SSC Modulation Deviation Test

For Arbitrary Pattern:

· 13180001 13180002 13180003 13180004 - SSC Modulation Deviation Test

#### Test Overview

The objective of this test is to evaluate the range of SSC down-spreading of the transmitter signal in ppm and to validate that the values are within specification limits. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles. For each cycle, the minimum and maximum data rate is evaluated. Calculate the SSC modulation deviation from the average of the maximum minus the average of the minimum using the equation:

SSC Modulation Deviation = {[Average (Maximum Data Rate) - Average (Minimum Data Rate)] / Nominal Data Rate}\*1e6

Test Conditions for SSC Modulation Deviation Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR, HBR2 or HBR3)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source ▼ Test Type: Differential Tests ▼ Data Pattern: Standard DP Pattern ▼	Description         Device Type:         DisplayPort compliance application         defines three categories for the type         of device[s]         (1) Source         (2) Sink         (3) Cable         Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests and Data Pattern: as either Standard DP Pattern (selected by default) or Arbitrary Pattern (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for SSC Modulation Deviation Test".

✓ Level 0     □     Swing 0       □     Level 1     □       Swing 1     □	Lane Setting	Bit Rate	Spread Spectrum Clocking
Image: Second secon	C 1 Lane	☑ 8.1 Gbps	C Disabled
□     2.7 Gbps       □     1.62 Gbps       Post Cursor 2 Level     Voltage Swing       ✓     Level 0       □     Swing 0       □     Swing 1	C 2 Lanes	🗖 5.4 Gbps	Enabled
Post Cursor 2 Level     Voltage Swing     Pre-Emphasis L       Image: Description of the state of the st	④ 4 Lanes	🗌 2.7 Gbps	C Both
Image: Solution of the second seco		🗖 1.62 Gbps	
Level 1 Swing 1 Pre-emphasi	Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
	🔽 Level 0	Swing 0	Pre-emphasis 0
🗌 🗌 Level 2 🔤 🔲 🔽 Swing 2 🔤 🔲 🗖 Pre-emphasi	Level 1	🔲 🖂 Swing 1	🗌 🔲 Pre-emphasis 1
	Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3     Swing 3     Pre-emphasi	Level 3	Swing 3	Pre-emphasis 3
BR3 Preferred Setting with Cable HBR3 Preferred Setting with No	BR3Preferred Setting w	vith Cable HBR3P	referred Setting with No Ca
Swing 2/ Pre-emphasis 0/ PC2 0 💌 🛛 Swing 2/ Pre-emphasis 0/ PC2 0	Swing 2/ Pre-emphasis 0/	PC2 0 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	*
Connection Type	Description	
O Ifferential Probe	Connection Type: There are two Differential connection models that are supported:	
C Single-Ended (A-B)		-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	<b>Î</b>
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Lane 0
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to filter the unit interval measurement trend with 3dB corner frequency of 1.98 MHz.
- 5 Set up the parameters for the verification of the existence of SSC in the input signal.
  - a Create FUNC2 signal, which is the magnify signal of the unit interval measurement trend.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the maximum and minimum measurements for the FUNC2 magnified unit interval measurement trend.
  - *d* Set up two frequency measurements for the FUNC2 magnified unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - e Check the measured frequency to verify the existence of SSC in the input signal.
- 6 Clear all measurements.
- 7 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point for three points to filter the unit interval measurement trend.
- 8 Set up the parameters for the unit interval and data rate measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 filtered unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurements for the FUNC2 filtered unit interval measurement trend.
  - e Set up the data rate or clock recovery rate (CDR rate) for the input signal.
  - f Acquire the signal for 10 SSC Cycles.
  - g Get the mean value for the data rate measurement.

- 9 Set up the parameters for SSC measurement.
  - a Set up memory depth and time-base to display one complete SSC Cycle based on the measured SSC modulation frequency in step 5.
  - *b* Acquire the signal with one complete SSC Cycle.
  - c Get the minimum of the FUNC2 filtered unit interval measurement trend to calculate the maximum data rate:

Maximum Data Rate = 1/Minimum Unit Interval

*d* Get the maximum of the FUNC2 filtered unit interval measurement trend to calculate the minimum data rate:

Minimum Data Rate = 1/Maximum Unit Interval

- e Repeat step b,c and d until you acquire 10 SSC Cycles.
- *f* Calculate the mean value for the maximum and minimum data rate.
- 10 Calculate the SSC Modulation Deviation using the equation:

SSC Modulation Deviation = (Maximum Data Rate - Minimum Data Rate) / (Nominal Data Rate) \* 1E6

11 Report the measurement results.

PASS Condition

-5000ppm  $\leq$  SSC Modulation Deviation (Resultant<sub>SSC Range</sub>)  $\leq$  0ppm

#### Table 62 DisplayPort Main Link Transmitter System Parameters

Symbol	Parameter	Min	Nom	Max	Unit	Comments
Down_Spread_Amplitude	Link clock down-spreading	0	-	0.5	%	Range: 0% ~ 0.5% when down-spread enabled

#### Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.16
- · VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-9

# Expected/Observable Results

The measured SSC modulation deviation for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative)

Test ID

For Standard DP Pattern:

• 12200001 12200002 12200003 12200004 – SSC Deviation HF Variation Test (Informative)

For Arbitrary Pattern:

• 13200001 13200002 13200003 13200004 – SSC Deviation HF Variation Test (Informative)

Test Overview

The objective of this test is to verify that the SSC profile does not include any frequency deviation that may exceed 1250 ppm/ $\mu$ sec. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles.

Test Conditions for SSC Deviation HF Variation Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR, HBR2 or HBR3)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests Data Pattern: Standard DP Pattern	Description Device Type: DisplayPort compliance application delines three categories for the type of device(s), (1) Source (2) Sink (3) Cable
	Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests and Data Pattern: as either Standard DP Pattern (selected by default) or Arbitrary Pattern (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3	On the <b>DUT Definition Setup</b> window, select options based on the settings defined in "Test Conditions
	for SSC Deviation HF Variation Test (Informative)"

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	☑ 8.1 Gbps	C Disabled
C 2 Lanes	🗖 5.4 Gbps	Enabled
4 Lanes	🗖 2.7 Gbps	C Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🔽 Level 0	Swing 0	Pre-emphasis 0
🗆 Level 1	🔲 Swing 1	🗌 🗌 🗖 Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	🗖 Swing 3	Pre-emphasis 3
IBR3 Preferred Setting	with Cable HBR3P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/	/ PC2 0 💌 🛛 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* *
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	* •

Channel Selection Setup - Differer	ntial Probe
Differential Probe Channel Selection	
	Lane 0 Channel 1 •
Legend	
	Kack Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 5 Set up the parameters for the frequency measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up two frequency measurements for the FUNC2 filtered unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - f Get the frequency measurement of the FUNC2 filtered unit interval measurement trend.
- 6 Set up the parameters for the SSC measurement.
  - a Set up memory depth and time-base to display one complete SSC cycle using the measured SSC Modulation Frequency in Step 5.
  - b Acquire the signal with one complete SSC Cycles.
  - c Read the FUNC2 filtered unit interval measurement trend.
  - *d* Compute the slope using the "Sliding Window" with 1.00 µsec window width. Calculate the slope using the equation:

Slope =  $[f(t) - f(t-1.00 \ \mu sec)/1.00 \ \mu sec$ 

- e Repeat step b, c and d until you acquire 10 SSC Cycles.
- *f* Get the maximum value for the computed value of slope.
- 7 Report the measurement results.

## PASS Condition

 $SSC_t dF/dt \leq 1250 ppm/\mu sec$ 

Test References

See:

VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.17

Expected/Observable Results

The measured SSC deviation high frequency variation for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Eye Diagram Test (TP3\_EQ)

Test ID

For Standard DP Pattern (HBR):

- 1211001, 1211002, 1211003, 1211004 Eye Diagram Test (TP3\_EQ) PRBS7
- 1211011, 1211012, 1211013, 1211014 Eye Diagram Test with No Cable Model (TP3\_EQ) PRBS7

For Standard DP Pattern (HBR2 and HBR3):

- 1215001, 1215002, 1215003, 1215004 Eye Diagram Test (TP3\_EQ) HBR2CPAT
- 1215011, 1215012, 1215013, 1215014 Eye Diagram Test with No Cable Model (TP3\_EQ) HBR2CPAT

For Arbitrary Pattern:

- 1315001, 1315002, 1315003, 1315004 Eye Diagram Test (TP3\_EQ)
- 1315011, 1315012, 1315013, 1315014 Eye Diagram Test with No Cable Model (TP3\_EQ)

# Test Overview

The objective of this test is to evaluate the waveform, ensuring that the timing variables and amplitude trajectories support the overall DP system objectives of the Bit Error Rate in data transmission.

Test Conditions for Eye Diagram Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR (Informative), HBR2 and HBR3
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	HBR – Level 2 HBR2, HBR3 – Any Voltage Level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	HBR – Level 0 HBR2, HBR3 – Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	HBR – Level 0 HBR2, HBR3 – Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	All test lanes supported
Test Pattern	HBR – PRBS7 HBR2, HBR3 – HBR2CPAT
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Operator ID	
Project ID	
Device Type: Source Test Type: Differential Tests Data Pattern: Standard DP Pattern	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s). (1) Source (2) Sink (3) Cable Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Eye Diagram Test (TP3\_EQ)".

Lane Setting	Bit Rate	Spread Spectrum Clocking
O 1 Lane	🗌 8.1 Gbps	O Disabled
C 2 Lanes	✓ 5.4 Gbps	C Enabled
④ 4 Lanes	🔽 2.7 Gbps	Both
	□ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	✓ Swing 0	Pre-emphasis 0
✓ Level 1	🔽 Swing 1	Pre-emphasis 1
☑ Level 2	🔽 Swing 2	Pre-emphasis 2
✓ Level 3	🔽 Swing 3	✓ Pre-emphasis 3
HBR2Preferred Setting w	ith Cable HBR2F	Preferred Setting with No Cab
Swing 2/ Pre-emphasis 0/ F	PC2 0 🔻 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

st Connection Setup	
Fixture Type	Description
003/ Tek TF-DP-TPA-P	Fixture Type:
De-Embed Fixture	Please select the Fixture Type
Connection Type	Description
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported
No of Channels	Description
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.
	<< Back Next >> Close

Channel Selection Setup - Different	ial Probe		
Differential Probe Channel Selection			
		Lane 0 Channel 1 -	
Legend			
	<< Back	Finish Close	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

Measurement Procedure for HBR

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 6 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 7 Set up the parameters for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 8 Measure the jitter of the eye diagram using the Histogram.
- 9 Check for any signal trajectories that may have entered into the mask.
- 10 Report the measurement results.

Measurement Procedure for HBR2 and HBR3

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.

- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]:
  - a Pattern fold the equalized signal based on the High Level Voltage ( $\rm V_{HIGH})$  random noise configuration variable.
  - *b* Set up the vertical waveform histogram on the equalized signal to measure random noise of High Level Voltage (V<sub>HIGH</sub>).
  - c Measure the High Level Voltage (V<sub>HIGH</sub>) random noise based on the standard deviation of the waveform histogram.
  - *d* Pattern fold the equalized signal based on the Low Level Voltage (V<sub>LOW</sub>) random noise configuration variable.
  - e Set up the vertical waveform histogram on the equalized signal to measure the random noise of Low Level Voltage (V<sub>LOW</sub>).
  - *f* Measure the Low Level Voltage (V<sub>LOW</sub>) random noise based on the standard deviation of the waveform histogram.
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge and right edge.
- 8 Set up the vertical waveform histogram on the equalized signal eye diagram to measure the eye height from 0.375 UI to 0.625 UI.
- 9 Find the maximum eye height location of the eye diagram.
- 10 If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]:
  - a Set up the parameter of the jitter separation using the EZJIT Plus/Complete Software.
    - i Load the jitter separation parameter into EZJIT Plus/Complete Software based on the settings in the Configuration Variable.
    - ii Acquire the signal until 1,000,000 edges are analyzed.
  - *b* Note the value of the jitter component from the EZJIT Plus/Complete Software.
- 11 Create the eye mask based on the following criteria:
  - a If you select more than one lane (2 lanes or 4 lanes DUT configuration), the eye mask height and width is derate in the following manner, to include crosstalk as defined in DisplayPort 1.3 Compliance Test Specification:
    - i Eye Mask Width Derate (Crosstalk) = 0.04 UI
    - ii Eye Mask Height Derate (Crosstalk) = 0.014V
  - *b* If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]: eye mask height and width is derate as below to comprehend the noise/jitter extrapolated to BER 10<sup>-9</sup> for an Eye Diagram Test (TP3\_EQ) only acquiring 1e6 UI:
    - i Calculate the Eye Mask Width Derate (Random Jitter) using the equation:

Eye Mask Width Derate (Random Jitter) = 2.5 \* Random Jitter<sub>rms</sub>

ii Calculate the Eye Mask Height Derate (Random Noise) using the equation:

V<sub>HIGH</sub> Eye Mask Height Derate (Random Noise) = 2.5 \* V<sub>HIGH</sub> Random Noise<sub>rms</sub>

V<sub>LOW</sub> Eye Mask Height Derate (Random Noise) = 2.5 \* V<sub>LOW</sub> Random Noise<sub>rms</sub>

# NOTE

The factor 2.5 is the delta between BER  $10^{-6}$  (9.507) and  $10^{-9}$  (11.996) to comprehend the noise/jitter extrapolated to BER 10-9 as the Eye Diagram Test (TP3\_EQ) only acquiring 1e6 UI.

BER	N
10 <sup>-6</sup>	9.507
10-7	10.399
10 <sup>-8</sup>	11.224
10 <sup>-9</sup>	11.996

c Place the eye mask height at the point of the maximum eye height found in Step 9.

d Calculate the Eye Mask Width:

Eye Mask Width = Eye Width Specification (0.38 UI) + Eye Mask Width Derate (Crosstalk) + 2 \* Eye Mask Width Derate (Random Jitter)

e Calculate the Eye Mask Height:

Eye Mask Height = {Eye Height Specification (0.09 UI) + Eye Mask Height Derate (Crosstalk)}/2 + V<sub>HIGH</sub> Eye Mask Height Derate (Random Noise)

Eye Mask Height = -{Eye Height Specification (0.09 UI) + Eye Mask Height Derate (Crosstalk)}/2 - V<sub>LOW</sub> Eye Mask Height Derate (Random Noise)

- 12 Set up the parameters for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - *b* Center the eye mask at the middle of the eye diagram.
  - c Run the eye mask until 1,000,000 UI are folded.
- 13 Measure the eye height of the eye diagram using the Histogram.
- 14 Measure the jitter of the eye diagram using the Histogram.
- 15 Calculate the eye width based on the measured jitter of the eye diagram.
- 16 Check for any signal trajectories that may have entered into the mask.
- 17 Report the measurement results.

PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 63 shows the voltage and time coordinates for the mask used for the eye diagram.

Mask Point	Bit Rate	
	Red uced (1.6 Gb/s)	High (2.7 Gb/s)
1	0.375, 0.000	0.246, 0.000
2	0.500, 0.023	0.500, 0.075
3	0.625, 0.000	0.755, 0.000
4	0.500, -0.023	0.500, -0.075

#### Table 63 Eye Diagram Mask Coordinates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 67 The Sink Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

#### Table 64 Eye Diagram Mask Coordinates for TP3\_EQ (HBR2)

Mask Point	Time (UI)	Voltage (V)
1	Any UI location (x), where the EYE width is open from x to x + 0.38UI	0.000
2	Any passing UI location between 0.375 and 0.625UI	0.0045
3	Point 1 + 0.38UI	0.0000
4	Same as Point 2	-0.0045

#### Table 65 Eye Diagram Mask Coordinates for TP3\_EQ (HBR3)

Mask Point	Time (UI)	Voltage (V)
1	Any UI location (x), where the EYE width is open from x to x + 0.35UI	0.00000
2	Any passing UI location between 0.375 and 0.625UI	0.00375
3	Point 1 + 0.35UI	0.00000
4	Same as Point 2	-0.00375




Figure 68 The Eye Mask at TP3\_EQ (HBR2 and HBR3)

Mask Test: Zero mask failures.

# Test References

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.1
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2.8, Table 3-21 for HBR, Table 3-17 for HBR2 and Table 3-16 for HBR3

#### 9 DisplayPort 1.3 Source Tests

# Expected/Observable Results

The measured eye diagram for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# Source Total Jitter Test (TP3\_EQ)

Test ID

#### For Standard DP Pattern:

- 1222001, 1222002, 1222003, 1222004 Total Jitter Test (TP3\_EQ) HBR2CPAT
- 1222011, 1222012, 1222013, 1222014 Total Jitter Test with No Cable Model (TP3\_EQ) HBR2CPAT
- 1221001, 1221002, 1221003, 1221004 Total Jitter Test (TP3\_EQ) D10.2
- 1221011, 1221012, 1221013, 1221014 Total Jitter Test with No Cable Model (TP3\_EQ) D10.2

# For Arbitrary Pattern:

- 1322001, 1322002, 1322003, 1322004 Total Jitter Test (TP3\_EQ)
- 1322011, 1322012, 1322013, 1322014 Total Jitter Test with No Cable Model (TP3\_EQ)

# Test Overview

The objective of this test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2, HBR3
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	All test lanes supported
Test Pattern	HBR2CPAT and D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID	Comments
Project ID Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s), (1) Source
Data Pattern: Standard DP Pattern 💌	(2) Sink (3) Cable Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests and Data Pattern: as either Standard DP Pattern (selected by default) or Arbitrary Pattern (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Total Jitter Test (TP3\_EQ)".

Lane Setting	Bit	Rate	Spread Spectrum Clocking
C 1 Lane	8.1	Gbps	C Disabled
C 2 Lanes		Gbps	C Enabled
I Lanes	2.7	Gbps	O Both
	□ 1.6	2 Gbps	
Post Cursor 2 Level	Voltag	je Swing	Pre-Emphasis Level
Level 0	🔽 Sw	ing 0	✓ Pre-emphasis 0
✓ Level 1	Sw Sw	ing 1	🔽 Pre-emphasis 1
Level 2	🔽 Sw	ing 2	✓ Pre-emphasis 2
Level 3	Sw Sw	ing 3	Pre-emphasis 3
HBR2 Preferred Setting with Cable HBR2 Preferred Setting with No Cable			
Swing 2/ Pre-emphasis 0/ PC2 0 💌		Swing 2/ F	Pre-emphasis 0/ PC2 0 💌
HBR3 Preferred Setting with Cable HBR3 Preferred Setting with No Cable			
Swing 2/ Pre-emphasis 0/ PC2 0 💌		Swing 2/ F	Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	-
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	<b>^</b>
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

# PASS Condition

# Table 66 Total Jitter at TP3\_EQ (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 3 (8.1 Gb/s per lane)	
A <sub>p-p</sub>	0.65 UI
High-Bit Rate 2 (5.4 Gb/s per lane)	
A <sub>p-p</sub>	0.580 UI*

\* The HBR2 limits for the Total Jitter are derated by 0.04 UI from 0.62 UI in DisplayPort 1.2a Standard.

#### Table 67 Total Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane) and High-Bit Rate 3 (8.1 Gb/s per lane)	
A <sub>p-p</sub>	0.40 UI

UI is Unit Interval.

## Test References

See:

# For HBR2CPAT

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- · VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2.7.2, Table 3-15

# For D10.2

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-11

#### Expected/Observable Results

The measured total jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Deterministic Jitter Test (TP3\_EQ)

Test ID

For Standard DP Pattern:

- 1236001, 1236002, 1236003, 1236004 Deterministic Jitter Test (TP3\_EQ) HBR2CPAT
- 1236011, 1236012, 1236013, 1236014 Deterministic Jitter Test with No Cable Model (TP3\_EQ)
   HBR2CPAT
- 1235001, 1235002, 1235003, 1235004 Deterministic Jitter Test (TP3\_EQ) D10.2
- 1235011, 1235012, 1235013, 1235014 Deterministic Jitter Test with No Cable Model (TP3\_EQ)
   D10.2

For Arbitrary Pattern:

- 1336001, 1336002, 1336003, 1336004 Deterministic Jitter Test (TP3\_EQ)
- 1336011, 1336012, 1336013, 1336014 Deterministic Jitter Test with No Cable Model (TP3\_EQ)

Test Overview

The objective of this test is to evaluate the deterministic jitter accompanying the data transmission. The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Deterministic Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2, HBR3
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	All test lanes supported
Test Pattern	HBR2CPAT and D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID	Comments
Project ID Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s), (1) Source
Data Pattern: Standard DP Pattern 💌	(2) Sink (3) Cable Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests and Data Pattern: as either Standard DP Pattern (selected by default) or Arbitrary Pattern (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Deterministic Jitter Test (TP3\_EQ)".

Lane Setting	Bit Rate Spread Spectrum Clocking	
C 1 Lane	☑ 8.1 Gbps	C Disabled
C 2 Lanes	✓ 5.4 Gbps	C Enabled
④ 4 Lanes	🗖 2.7 Gbps	Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
☑ Level 0	Swing 0	✓ Pre-emphasis 0
✓ Level 1	🔽 Swing 1	🛛 🔽 Pre-emphasis 1
🗹 Level 2	🔽 Swing 2	Pre-emphasis 2
☑ Level 3	Swing 3	Pre-emphasis 3
HBR2 Preferred Setting #	vith Cable HBR2	Preferred Setting with No Cab
Swing 2/ Pre-emphasis 0/ PC2 0 💌		
HBR3Preferred Setting #	vith Cable HBR3	Preferred Setting with No Cal
Swing 2/ Pre-emphasis 0/	Swing 2/ Pre-emphasis 0/ PC2 0  Swing 2/ Pre-emphasis 0/ PC2 0	


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	-
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	<b>^</b>
	<< Back Next >>	Close

Channel Selection Setup - Differer	ntial Probe
Differential Probe Channel Selection	
	Lane 0 Channel 1 •
Legend	
	Kack Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - *a* Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

# PASS Condition

#### Table 68 Deterministic Jitter at TP3\_EQ (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per la	ne) and High-Bit Rate 3 (8.1 Gb/s per lane)
A <sub>p-p</sub>	0.49 UI

#### Table 69 Deterministic Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per l	ane) and High-Bit Rate 3 (8.1 Gb/s per lane)
A <sub>p-p</sub>	0.27 UI

UI is Unit Interval.

## Test References

See:

# For HBR2CPAT

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- · VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2.7.2, Table 3-15

## For D10.2

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-11

## Expected/Observable Results

The measured deterministic jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Random Jitter Test (TP3\_EQ)

Test ID

For Standard DP Pattern:

- 1238001, 1238002, 1238003, 1238004 Random Jitter Test (TP3\_EQ) D10.2
- 1238011, 1238012, 1238013, 1238014 Random Jitter Test with No Cable Model (TP3\_EQ) -D10.2

For Arbitrary Pattern:

- 1338001, 1338002, 1338003, 1338004 Random Jitter Test (TP3\_EQ) D10.2
- 1338011, 1338012, 1338013, 1338014 Random Jitter Test with No Cable Model (TP3\_EQ) D10.2

Test Overview

The objective of this test is to evaluate the random jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. The jitter is separated into each jitter components and the random jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Random Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2, HBR3
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	All test lanes supported
Test Pattern	D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests Data Pattern: Standard DP Pattern	Description Device Type: DisplayPort compliance application delines three categories for the type of device(s), (1) Source (2) Sink (3) Cable
	Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Differential Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Random Jitter Test (TP3\_EQ)".

Lane Setting	Bit	Rate	Spread Spectrum Clocking
C 1 Lane	₹ 8.1	Gbps	C Disabled
C 2 Lanes	5.4	Gbps	C Enabled
4 Lanes	2.7	Gbps	Both
	□ 1.6	2 Gbps	
Post Cursor 2 Level	Voltag	je Swing	Pre-Emphasis Leve
✓ Level 0	Sw	ing 0	✓ Pre-emphasis 0
🗹 Level 1	🔽 Sw	ing 1	🔽 Pre-emphasis 1
🔽 Level 2	🔽 Sw	ing 2	🔽 Pre-emphasis 2
Level 3	Sw Sw	ing 3	Pre-emphasis 3
IBR2 Preferred Setting	with Cable	HBR2Prefe	erred Setting with No Ca
Swing 2/ Pre-emphasis 0/	PC2 0 💌	Swing 2/ F	Pre-emphasis 0/ PC2 0 💌
IBR3 Preferred Setting	with Cable	HBR3Prefe	erred Setting with No Ca
Swing 2/ Pre-emphasis 0/ PC2 0 👻 Swing 2/ Pre-emphasis 0/ PC2 0 💌		Pre-emphasis 0/ PC2 0 💌	


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	-
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	<b>^</b>
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

# PASS Condition

#### Table 70 Random Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per la	ane) and High-Bit Rate 3 (8.1 Gb/s per lane)
A <sub>p-p</sub>	0.13 UI

UI is Unit Interval.

## **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-11

#### Expected/Observable Results

The measured random jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source AC Common Mode Test (Informative)

Test ID

For Standard DP Pattern:

• 12110001, 12110002, 12110003, 12110004 – AC Common Mode Test (Informative)

For Arbitrary Pattern:

• 13110001, 13110002, 13110003, 13110004 – AC Common Mode Test (Informative)

Test Overview

The objective of this test is to evaluate the AC Common Mode noise (unfiltered rms) of the differential data line of the DP interface.

Test Conditions for AC Common Mode Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR3)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels supported subject to the constraints in Table 3-1 of the VESA DisplayPort 1.3 Standard
Post-Cursor2 Level	Level 0
Test Lane	All test lanes are supported
Test Pattern	PRBS7

Test Setup

Project ID         Device Type:         Source         Test Type:         Single-Ended Tests         Data Pattern:	Device ID Operator ID	Comments
Source     Image: Comparison of the system       Test Type:     DisplayPort compliance application delines three categories for the type of device[s].       Single-Ended Tests     (1) Source       Data Pattern:     (2) Sink		
Test Type:     DisplayPort compliance application defines three categories for the type of device(s).       Single-Ended Tests     (1) Source       Data Pattern:     (2) Sink	Device Type:	Description
	Test Type:	DisplayPort compliance application defines three categories for the type of device(s)
Standard DP Pattern ▼     (3) Cable       Test Type:	Data Pattern: Standard DP Pattern ▼	(3) Cable

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.


- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Single-Ended Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

DUT Definition Setting		
Lane Setting	Bit Rate	Spread Spectrum Clocking
O 1 Lane	🗹 8.1 Gbps	C Disabled
C 2 Lanes	✓ 5.4 Gbps	C Enabled
4 Lanes	☑ 2.7 Gbps	Both
	☑ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	☑ Swing 0	✓ Pre-emphasis 0
🗆 Level 1	🔽 Swing 1	✓ Pre-emphasis 1
Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	☑ Swing 3	Pre-emphasis 3
HBR2 Preferred Setting	with Cable HBR2 Pre	eferred Setting with No Cable
Swing 2/ Pre-emphasis 0	/ PC2 0 💌 🛛 Swing 2	/ Pre-emphasis 0/ PC2 0 💌
HBR3 Preferred Setting	with Cable HBR3Pre	eferred Setting with No Cable
Swing 2/ Pre-emphasis 0	/ PC2 0 💌 Swing 2	/ Pre-emphasis 0/ PC2 0 💌

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for AC Common Mode Test (Informative)".


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

st Connection Setup	
Fixture Type	Description
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup
De-Embed Fixture	Please select the Fixture Type
Connection Type	Description
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:
No of Channels	Description
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.
	<< Back Next >> Close



5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click **Finish**. The **Set Up** tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input single-ended plus signal.
  - *b* Scale the vertical display of the input single-ended plus signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended plus signal.
  - *d* Verify the trigger and the amplitude of the input single-ended minus signal.
  - e Scale the vertical display of the input single-ended minus signal to the optimum value.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended minus signal.
  - g Measure the data rate of the input single-ended signal.
- 3 Create FUNC3 signal, which is the common mode signal of the input single-ended signal.
- 4 If the filter is enabled ["Filter" configuration variable set to "High Pass Filter", "Low Pass Filter" or "None" (Default)]:
  - a Create FUNC4 signal, which is the filtered FUNC3 signal by applying the High Pass filter or Low Pass filter on the FUNC3 signal based on the Configuration Variable.
- 5 Set up two display grids such that one grid displays the input single-ended signal while the other grid displays the common mode signal.
- 6 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
- 7 Set up the parameters for RMS voltage measurement of the common mode signal.
  - a Set up the V<sub>rms</sub> measurement for the common mode signal.
  - *b* Acquire the signal until 100,000 edges are measured.
- 8 Get the mean for the V<sub>rms</sub> measurement.
- 9 Report the measurement results.

#### PASS Condition

For RBR and HBR:

AC Common Mode Voltage  $\leq$  20mV

For HBR2 and HBR3:

AC Common Mode Voltage < 30mV

## **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.10
- VESA DisplayPort (DP) Standard Version 1.3, Section D.2, Table D-3

#### Expected/Observable Results

The measured AC common mode noise for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Intra-Pair Skew Test (Informative)

Test ID

For Standard DP Pattern:

• 12100001, 12100002, 12100003, 12100004 – Intra-Pair Skew Test (Informative)

For Arbitrary Pattern:

• 13100001, 13100002, 13100003, 13100004 – Intra-Pair Skew Test (Informative)

Test Overview

The objective of this test is to evaluate the skew or time delay between respective sides of a differential data lane in the DP interface.

## Test Conditions for Intra-Pair Skew Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR, HBR2 or HBR3)
SSC	Both SSC conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
	For one lane operation:
	For two lane operation:
	Lane 0+ to Lane 0-
	Lane 1+ to Lane 1-
	For four lane operation:
	Lane 0+ to Lane 0-
	Lane 1+ to Lane 1-
	Lane 2+ to Lane 2-
	Lane 3+ to Lane 3-
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Single-Ended Tests Data Pattern: Standard DP Pattern	Description Device Type: DisplayPort compliance application delines three categories for the type of device(s) (1) Source (2) Sink (3) Cable
,	Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Source**, **Test Type:** as **Single-Ended Tests** and **Data Pattern:** as either **Standard DP Pattern** (selected by default) or **Arbitrary Pattern** (if you have a DisplayPort Test Pattern with specifications different from the standards).
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Intra-Pair Skew Test (Informative)".

Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	💌 8.1 Gbps	C Disabled
C 2 Lanes	🗖 5.4 Gbps	C Enabled
4 Lanes	🗌 2.7 Gbps	Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
Level 0	Swing 0	Pre-emphasis 0
🗆 Level 1	🗖 Swing 1	🗌 🔲 Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
IBR3 Preferred Setting	with Cable HBR3P	referred Setting with No Cal
Swing 2/ Pre-emphasis 0.	2/ Pre-emphasis 0/ PC2 0 💌	


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	-
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

	Channel 1 -
	Channel 3 -

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click **Finish**. The **Set Up** tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Source Tests" on page 291 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input single-ended plus signal.
  - *b* Scale the vertical display of the input single-ended plus signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended plus signal.
  - *d* Verify the trigger and the amplitude of the input single-ended minus signal.
  - e Scale the vertical display of the input single-ended minus signal to the optimum value.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended minus signal.
  - g Measure the data rate of the input single-ended signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
- 4 Set up the parameters to perform High Level Voltage (V<sub>HIGH</sub>) and Low Level Voltage (V<sub>LOW</sub>) for each input single-ended signal.
  - a Scale the vertical display of the input single-ended signal to optimum value.
  - b Acquire the signal for 100 waveforms.
  - c  $\,$  Find V\_{HIGH} by measuring the average voltage at 0.06 UI to 0.75 UI of the High Level.
  - d Find V<sub>I OW</sub> by measuring the average voltage at 0.06 UI to 0.75 UI of the Low Level.
  - e Calculate the Transition Voltage (V<sub>Trans</sub>) using the equation:

# $V_{Trans} = (V_{HIGH} + V_{LOW}) / 2$

- 5 Set up the parameters for the intra-pair skew measurement:
  - a Set up the measurement threshold for each single-ended data signal based on the measured Transition Voltage.
  - b Set up InfiniiScan to trigger on the desired pattern.
  - c Set up delta time measurement to measure time difference between the rising edge of the data true signal (D+) and the complement's (D-) falling edge:

# D+Transition\_High - D-Transition\_Low

*d* Set up delta time measurement to measure time difference between the falling edge of the data true signal (D+) and the complement's (D-) rising edge:

# D+Transition\_Low - D-Transition\_High

- e Acquire the signal until you measure 100 edges.
- *f* Calculate the intra-pair skew using the equation:

# Intra-Pair Skew = {1/Number of Edges}

# Σ {[(D+<sub>Transition\_High</sub> - D-<sub>Transition\_Low</sub>) + (D+<sub>Transition\_Low</sub> - D-<sub>Transition\_High</sub>)] / 2}

6 Report the measurement results.

## PASS Condition

#### Intra-Pair skew $\leq$ 30 ps

#### **Test References**

See:

## 9 DisplayPort 1.3 Source Tests

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.5
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.5.2, Table 3-10

Expected/Observable Results

The measured intra-pair skew for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 10 DisplayPort 1.3 Sink Tests

Overview / 408 Sink Eye Diagram Test / 413 Sink Total Jitter Test / 421 Sink Non-ISI Jitter Test / 427



# Overview

Test Point Definition for DisplayPort 1.3 Sink Tests



Sink Tests are meant only for the Test Automation of DisplayPort Receiver Tests (Keysight N4990A-155 or BIT-2051-0155-0).

Test the Sink DUT at Test Point 3(TP3) as shown in Figure 69. Unless specifically stated under the Test Conditions, all supported lanes for the DUT shall be evaluated:




Figure 69 Test Point 3 Connection for DisplayPort 1.3 Sink Tests

Table 71 defines the test point fixtures and instruments used for DisplayPort 1.3 Sink Tests:

#### Table 71 Test Point Fixtures and Instruments for DisplayPort 1.3 Sink Tests

Test Requirement	Device Used
Test Point Access Fixture	DisplayPort Test Point Adapter For DisplayPort Connector • Wilder Technologies DP-TPA-R* For mini DisplayPort Connector • Wilder Technologies mDP-TPA-R* • Luxshare ICT mDP Plug (mDP-TPA-R)** • *Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters. • **Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Point Adapters.
Signal Analyzer	Infiniium Series Oscilloscope

Calibration of Stress Signal

Stressed Signal Generator (SSG) Includes RJ, Data SJ, and ISI Data Mating Test Point Access Fixtures

For the calibration of the stress signal, you must test the stress signal in the manner shown in the

Figure 70 Test Point 3 Connection for Stress Signal Calibration of RBR

Figure 70 for RBR and Figure 71 for HBR and HBR2.




Figure 71 Test Point 3 Connection for Stress Signal Calibration of HBR and HBR2

\_\_\_\_\_

Table 72 defines the Test Point 3 Connections for Stress Signal Calibration:

Table 72 Test Point Connections for Stress Signal Calibration	Table 72	r Stress Signal Calibration
---	----------	-----------------------------

Test Requirement	Device Used
Stress Signal Generator (SSG)	Bit Error Rate Tester
	<ul> <li>N4903B J-BERT High Performance Serial BERT</li> </ul>
	<ul> <li>M8020A J-BERT High Performance BERT</li> </ul>
Test Point Access Fixture	DisplayPort Test Point Adapter
	For DisplayPort Connector
	<ul> <li>Wilder Technologies DP-TPA-R*</li> </ul>
	For mini DisplayPort Connector
	<ul> <li>Wilder Technologies mDP-TPA-R*</li> </ul>
	<ul> <li>Luxshare ICT mDP Plug (mDP-TPA-R)**</li> </ul>
	<ul> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder</li> </ul>
	Technologies Test Point Adapters.
	<ul> <li>**Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Point</li> </ul>
	Adapters.
Jitter Measurement Device (JMD)	Infiniium Series Oscilloscope

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Sink Tests

Perform the following steps before you run the compliance tests on the sink device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.

≝ DisplayPort E File View Tool □ 📽 🖬   🖬'			
Task Flow _	Set Up   Select Tests   Configure DisplayPort Compliance Source Tests Setup	Connect   Run Tests   Automation   R Test Application	esults   Html Report
Select Tests	Test Specification	Test Selection Physical Layer Tests AUX PHY and Inrush Tests Dual Mode Tests	Test Setup <i>Test Setup Incomplete</i>
Connect V Run Tests	DisplayPort Test Contro Script File: C:\Program Files ( AUX Channel Controller M © Standard DP Test Mode	x86)\Keysight\Infiniium\App Browse	Enable Automation     Configure     Launch GUI

3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 72).

Figure 72 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.3 Standards, select **1.3** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

Probing/Connection Set Up for DisplayPort 1.3 Sink Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 73 Sample connection diagram for DisplayPort 1.3 Sink Tests

# Sink Eye Diagram Test

Test ID

#### 12140001, 12140002, 12140003, 12140004 - Eye Diagram Test

#### Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the following specifications for degradation:

- · Voltage Level:
  - 90mV peak to peak +/- 10% for HBR2 at TP3\_EQ (Table 3-18, DP1.2a)
  - 150mV peak to peak +/- 10% for HBR at TP3\_EQ (Table 3-25, DP1.2a)
  - 46mV peak to peak +/- 10% for RBR at TP3 (Table 3-26, DP1.2a

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR, HBR2, HBR3-TP3_EQ
Bit Rate	All bit rates supported (RBR, HBR, HBR2 and HBR3)
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	RBR, HBR-PRBS7 HBR2, HBR3-HBR2CPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Differential Tests Data Pattern: (2) Sink	Device ID Operator ID	Comments
Sink     Image: DisplayPoil       Test Type:     DisplayPoil       Differential Tests     Image: Differential Tests       Data Pattern:     (2) Sink	Project ID	
DisplayFort compliance application       Test Type:       Differential Tests       Data Pattern:		
Data Pattern: (2) Sink	Test Type:	DisplayPort compliance application defines three categories for the type of device(s).
Standard DP Pattern  Test Type:		(3) Cable

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** and **Data Pattern:** automatically gray out.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Eye Diagram Test".

Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	✓ 8.1 Gbps	Disabled
C 2 Lanes	🗖 5.4 Gbps	C Enabled
④ 4 Lanes	🗖 2.7 Gbps	
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🔽 Level 0	Swing 0	Pre-emphasis 0
Level 1	Swing 1	🔲 Pre-emphasis 1
Level 2	Swing 2	🔲 🔲 Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type       Description         003/ Tek TF:DP:TPA:F       Fixture Type:         De-Embed Fixture       Please select the Fixture Setup.         Please select the Fixture Type       Please select the Fixture Type         Connection Type       Description         © Differential Probe       Differential connection Type:         There are two Differential connection models that are supported:       *         No of Channels       Description         1 Channel       Vumber of Scope Channels: setting of number of scope channels: needed by Probe(s) or SMA cable(s) used on test.	st Connection Setup		
D03/ Tek TF:DP-TPA:F       Fixture Type:         De-Embed Fixture       DisplayPort Fixture Setup.         Please select the Fixture Type       Please select the Fixture Type         Connection Type       Description         © Differential Probe       Connection Type:         There are two Differential connection models that are supported: <ul> <li>No of Channels</li> <li>1 Channel</li> <li>I Channel</li> <lii channel<="" li=""> <lii channel<="" li=""> <lii channel<="" th=""><th></th><th></th><th></th></lii></lii></lii></ul>			
Description         De-Embed Fixture         De-Embed Fixture         De-Embed Fixture         Description         Connection Type         Operation         Connection Type         Differential Probe         Single-Ended (A-B)         No of Channels         1 Channel         I Channel	Fixture Type	Description	
Prease select the Pacture Type         Connection Type         © Differential Probe         Single-Ended (A-B)         No of Channels         1 Channel         I Channel	003/ Tek TF-DP-TPA-P		Â
Differential Probe     Single-Ended (A-B)      No of Channels      1 Channel      Connection Type:     There are two Differential connection     models that are supported:      Connection Type:     There are two Differential connection     models that are supported:      Connection Type:     There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     models that are supported:      There are two Differential connection     There are two Differential conneconnection     The	De-Embed Fixture	Please select the Fixture Type	-
O Differential Probe     Single-Ended (A-B)      No of Channels     Description      Number of Scope Channels:     Setting of number of scope channels:     needed by Probe(s) or SMA cable(s)      meded by Probe(s) or SMA cable(s)	Connection Type	Description	
1 Channel     Image: Setting of number of scope channels:       > setting of number of scope channels:       > needed by Probe(s) or SMA cable(s)		There are two Differential connection	
1 Channel  Setting of number of scope channels needed by Probe(s) or SMA cable(s)	No of Channels	Description	
	1 Channel 💌	Setting of number of scope channels needed by Probe(s) or SMA cable(s)	
			_
		<< Back Next >>	Close

Lane 0	Differential Probe Channel Selection	
Legend		
	Legend	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Sink Tests" on page 410 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer)
  - a Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASF</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 8 Set up the parameter for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Check for any signal trajectories that may have entered into the mask.
- 11 Report the measurement results.

#### PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 73 shows the voltage and time coordinates for the mask used for the eye diagram.

Mask Point	Bit	Rate
	Red uced (1.6 Gb/s)	High (2.7 Gb/s)
1	0.375, 0.000	0.246, 0.000
2	0.500, 0.023	0.500, 0.075
3	0.625, 0.000	0.755, 0.000
4	0.500, -0.023	0.500, -0.075

## Table 73 Eye Diagram Mask Coordinates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 74 The Sink Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

#### Table 74 Eye Diagram Mask Coordinates for TP3\_EQ (HBR2)

Mask Point	Time (UI)	Voltage (V)
1	Any UI location (x), where the EYE width is open from x to x + 0.38UI	0.000
2	Any passing UI location between 0.375 and 0.625UI	0.0045
3	Point 1 + 0.38UI	0.0000
4	Same as Point 2	-0.0045

## Table 75 Eye Diagram Mask Coordinates for TP3\_EQ (HBR3)

Mask Point	Time (UI)	Voltage (V)
1	Any UI location (x), where the EYE width is open from x to x + 0.35UI	0.00000
2	Any passing UI location between 0.375 and 0.625UI	0.00375
3	Point 1 + 0.35UI	0.00000
4	Same as Point 2	-0.00375




Figure 75 The Eye Mask at TP3\_EQ (HBR2 and HBR3)

Mask Test: Zero mask failures.

# Test References

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-26 for RBR, Table 3-25 for HBR and Table 3-18 for HBR2

# Expected/Observable Results

The measured eye diagram for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# Sink Total Jitter Test

Test ID

#### 12210001, 12210002, 12210003, 12210004 - Total Jitter Test

#### Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the specifications for degradation.

The jitter is separated into each jitter components and the total jitter is estimated to 10<sup>-9</sup> BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR, HBR2, HBR3-TP3_EQ
Bit Rate	All bit rates supported (RBR, HBR, HBR2 and HBR3)
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	RBR, HBR-PRBS7 HBR2, HBR3-HBR2CPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID	Comments
Project ID	
Device Type:	Description Device Type:
Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s). (1) Source
Data Pattern: Standard DP Pattern 💌	(2) Sink (3) Cable Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** and **Data Pattern:** automatically gray out.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Total Jitter Test".

Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	✓ 8.1 Gbps	
C 2 Lanes	🗖 5.4 Gbps	C Enabled
4 Lanes	2.7 Gbps	
	🗌 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🔽 Level 0	Swing 0	Pre-emphasis 0
Level 1	Swing 1	🔲 🔲 Pre-emphasis 1
Level 2	Swing 2	🔲 🔲 Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

Differential Probe Channel Selection			
		Channel 1	
Legend			
	<< Back	<b>Finish</b> Close	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Sink Tests" on page 410 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer)
  - *a* Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - *a* Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

# PASS Condition

The calibrated EYE opening of the signal applied:

- For HBR2: 90mV measured at TP3\_EQ
- For HBR: 150mV measured at TP3\_EQ
- For RBR: 46mV measured at TP3

#### Table 76 Total Jitter (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane) at TP3_EQ	
A <sub>p-p</sub>	0.580 UI*

\* The limits for the Total Jitter are derated by 0.04 UI from 0.62 UI limit in DisplayPort 1.2a Standard.

#### Table 77 Total Jitter (for PRBS7)

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.491 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.750 UI

UI is Unit Interval.

## **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Sink Non-ISI Jitter Test

Test ID

#### 12220001, 12220002, 12220003, 12220004 - Non-ISI Jitter Test

#### Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the specifications for degradation.

The jitter is separated into each jitter components and the total jitter is estimated to 10<sup>-9</sup> BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Calculate Non-ISI Jitter using the following equation:

```
Non-ISI Jitter = TJ - ISI Jitter
```

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Non-ISI Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR, HBR2, HBR3-TP3_EQ
Bit Rate	All bit rates supported (RBR, HBR, HBR2 and HBR3)
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	RBR, HBR-PRBS7 HBR2, HBR3-HBR2CPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Sink ▼ Test Type: Differential Tests ▼	Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source
Data Pattern: Standard DP Pattern	(2) Sink (3) Cable Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** and **Data Pattern:** automatically gray out.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Non-ISI Jitter Test".

Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	✓ 8.1 Gbps	
O 2 Lanes	🗖 5.4 Gbps	C Enabled
4 Lanes	2.7 Gbps	
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🗹 Level 0	Swing 0	Pre-emphasis 0
Level 1	Swing 1	🔲 Pre-emphasis 1
Level 2	Swing 2	🔲 🔲 Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

Differential Probe Channel Selection		
		Lane 0
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Sink Tests" on page 410 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer)
  - a Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

# PASS Condition

The calibrated EYE opening of the signal applied:

- For HBR2: 90mV measured at TP3\_EQ
- For HBR: 150mV measured at TP3\_EQ
- For RBR: 46mV measured at TP3

#### Table 78 Non ISI Jitter (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane) at TP3_EQ	
A <sub>p-p</sub>	-

# Table 79 Non ISI Jitter (for PRBS7)

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.330 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.180 UI

UI is Unit Interval.

## **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

Expected/Observable Results

The measured Non ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 11 DisplayPort 1.3 Cable Tests

Overview / 434 Cable Eye Diagram Test / 438 Cable Total Jitter Test / 444 Cable Non-ISI Jitter Test / 449



## Overview

Test Point Definition for DisplayPort 1.3 Cable Tests



Cable Tests are meant only for the Test Automation of DisplayPort Receiver Tests (Keysight N4990A-155 or BIT-2051-0155-0).

Test the Cable DUT at Test Point 3 (TP3) as shown in Figure 76. Unless specifically stated under the Test Conditions, all supported lanes for the DUT shall be evaluated:




Figure 76 Test Point 3 Connection for DisplayPort 1.3 Cable Tests

Table 80 defines the test point fixtures and instruments used for DisplayPort 1.3 Cable Tests:

 Table 80
 Test Point Fixtures and Instruments for DisplayPort 1.3 Cable Tests

Test Requirement	Device Used
Stimulus Instrument	Pulse Pattern Generator
	<ul> <li>N4903B J-BERT High Performance Serial BERT</li> </ul>
	<ul> <li>M8020A J-BERT High Performance BERT</li> </ul>
Test Point Access Fixture	DisplayPort Test Point Adapter
	For DisplayPort Connector
	<ul> <li>Wilder Technologies DP-TPA-R*</li> </ul>
	For mini DisplayPort Connector
	<ul> <li>Wilder Technologies mDP-TPA-R*</li> </ul>
	<ul> <li>Luxshare ICT mDP Plug (mDP-TPA-R)**</li> </ul>
	<ul> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder</li> </ul>
	Technologies Test Point Adapters.
	<ul> <li>**Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Point Adapters.</li> </ul>
Signal Analyzer	Infiniium Series Oscilloscope

Table 81 defines the input signal parameters applied by the stimulus instrument at TP2:

#### Table 81 Input Signal Parameters by Stimulus Instrument

RBR	<ul> <li>Reference Table 3-22 and Table 3-24, DP 1.2a</li> <li>Edge Rate (20-80): 155-165ps (260mUl)</li> <li>Eye Height: 400mV</li> <li>Total Jitter: 270mUI</li> <li>ISI: 100mUI</li> <li>Random Jitter (rms): 7.9mUI</li> <li>Sinusoidal Jitter: ~75mUI at 20MHz (Adjust to achieve Total Jitter)</li> </ul>
HBR	<ul> <li>Reference Table 3-22 and Table 3-23, DP 1.2a</li> <li>Edge Rate (20-80): 90-100ps (260mUI)</li> <li>Eye Height: 350mV</li> <li>Total Jitter: 420mUI <ul> <li>ISI: 144mUI</li> <li>Random Jitter (rms): 13.2mUI</li> <li>Sinusoidal Jitter: ~117mUI at 20MHz (Adjust to achieve Total Jitter)</li> </ul> </li> </ul>

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Cable Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.
- 3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 77).

🔟 DisplayPort DisplayPort 1 *		
File View Tools Help		
Task Flow _ Set Up Select Tests Configure	e   Connect   Run Tests   Automation   R	esults   Html Report
Set Up DisplayPort Compliance	Test Application	
Source Tests Setup		
Test Specification	Test Selection	
Select Tests	Physical Layer Tests	Test Setup
	O AUX PHY and Inrush Tests	Test Setup Incomplete
Configure	C Dual Mode Tests	тем зендр теотрине
Show Normative Tests Or		
	ny.	
Connect DisplayPort Test Contro	ller UnigrafDPTC 🔹	Enable Automation
Script File: C:\Program Files (	x86)\Keysight\Infiniium\App Browse	Configure
Run Tests O Standard DP Test Mode		Launch GUI
☑ 0 Tests Follow instructions to describe your test	environment Connection: UNKNOWN	

Figure 77 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.3 Standards, select **1.3** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.

- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

#### Probing/Connection Set Up for DisplayPort 1.3 Cable Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 78 Sample connection diagram for DisplayPort 1.3 Cable Tests

## Cable Eye Diagram Test

Test ID

12150001, 12150002, 12150003, 12150004 - Eye Diagram Test

#### Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 81
Crosstalk Signal Parameter	Quarter-rate clock signal (D24.3 pattern) is injected to lanes other than the lane under test. The characteristics of the aggressor signals are: Pattern—D24.3 Bit Rate—(Same as lane under test) Voltage Amplitude—(Same as lane under test) • RBR-400mV • HBR-350mV Edge Rate (20-80)—130ps at TP3

Test Setup

Device ID Operator ID Project ID	
Device Type:	Description Device Type: DisplayPort compliance application defines three categories for the type
Differential Tests  Data Pattern: Standard DP Pattern	olemnes mee calegones for me type = of device(s). (1) Source (2) Sink (3) Cable Test Type:

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** and **Data Pattern:** automatically gray out.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Cable Eye
	Diagram Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
C 1 Lane	🗌 8.1 Gbps	Disabled
C 2 Lanes	🗖 5.4 Gbps	C Enabled
④ 4 Lanes	☑ 2.7 Gbps	
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🗹 Level 0	Swing 0	Pre-emphasis 0
Level 1	Swing 1	🔲 🔲 Pre-emphasis 1
Level 2	Swing 2	🔲 🔲 Pre-emphasis 2
🗖 Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	•
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* *
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1 +
Legend	
	< < Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Cable Tests" on page 436 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 8 Set up the parameter for the Mask Test.
  - *a* Load the eye mask based on the settings in the Configuration Variable.
  - *b* Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Check for any signal trajectories that may have entered into the mask.
- 11 Report the measurement results.

#### PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 82 shows the voltage and time coordinates for the mask used for the eye diagram.

Mask Point Bit Rate		Rate
	Red uced (1.6 Gb/s)	High (2.7 Gb/s)
1	0.375, 0.000	0.246, 0.000
2	0.500, 0.023	0.500, 0.075
3	0.625, 0.000	0.755, 0.000
4	0.500, -0.023	0.500, -0.075

#### Table 82 Eye Diagram Mask Coordinates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 79 The Cable Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

Mask Test: Zero mask failures.

#### **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.3
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-26 for RBR, Table 3-25 for HBR and Table 3-18 for HBR2

Expected/Observable Results

The measured eye diagram for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

## Cable Total Jitter Test

Test ID

12230001, 12230002, 12230003, 12230004 - Total Jitter Test

#### Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 81

Test Setup

Device ID Operator ID	Comments
Project ID	
Device Type:	Description
Cable     Image: Cable       Test Type:       Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s). (1) Source (2) Sink
Data Pattern:	(3) Cable Test Type:

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** and **Data Pattern:** automatically gray out.
  - c Click Next.

Lane Setting	Bit Rate	Spread Spectrum
C 1 Lane	□ 8.1 Gbps	Clocking
O 2 Lanes		Disabled     Enabled
2 Lanes     4 Lanes	🗖 5.4 Gbps	Enabled
· 4 Laries	🗹 2.7 Gbps	
	□ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Lew
🔽 Level 0	Swing 0	Pre-emphasis 0
Level 1	Swing 1	Pre-emphasis 1
🗖 Level 2	Swing 2	Pre-emphasis 2
Level 3	🔲 Swing 3	Pre-emphasis 3
Level 3	Swing 3	Pre-emphasis 3

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Cable Total Jitter Test".


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	
No of Channels	Description	
1 Channel 💌	Number of Scope Channels:	
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1 +
Legend	
	< < Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Cable Tests" on page 436 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

#### PASS Condition

#### Table 83 Total Jitter

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.491 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.750 UI

UI is Unit Interval.

#### **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.4
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

#### Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Cable Non-ISI Jitter Test

Test ID

#### 12240001, 12240002, 12240003, 12240004 - Non-ISI Jitter Test

#### Test Overview

The objective of the test is to evaluate the Non-ISI jitter accompanying the data transmission at either an explicit bit error rate of 10<sup>-9</sup> or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Calculate Non-ISI Jitter using the following equation:

Non-ISI Jitter = TJ - ISI Jitter

Test Conditions for Non-ISI Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	All test lanes supported
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 81

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Cable  Test Type: Differential Tests	Device Type: DisplayPort compliance application delines three categories for the type of device(s). (1) Source
Data Pattern:	(2) Sink (2) Cable Test Type:

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** and **Data Pattern:** automatically gray out.
  - c Click Next.

Lane Setting	BitRate	Spread Spectrum Clocking
C 1 Lane	🗖 8.1 Gbps	
O 2 Lanes	5.4 Gbps	C Enabled
4 Lanes	✓ 2.7 Gbps	
	□ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
Level 0	Swing 0	Pre-emphasis 0
Level 1	Swing 1	Pre-emphasis 1
Level 2	Swing 2	Pre-emphasis 2
Level 3	🗖 Swing 3	Pre-emphasis 3

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Cable Non-ISI Jitter Test".


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

st Connection Setup		
Fixture Type	Description	
003/ Tek TF-DP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1 -
Legend	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Cable Tests" on page 436 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASF</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - *a* Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

#### PASS Condition

#### Table 84 Non ISI Jitter

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.330 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.180 UI

UI is Unit Interval.

#### **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.4
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

#### Expected/Observable Results

The measured Non-ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

#### 11 DisplayPort 1.3 Cable Tests

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

## 12 DisplayPort 1.3 AUX Channel Tests

Overview / 456 Setting Up for AUX PHY and Inrush Tests / 459 AUX Channel Unit Interval Test / 467 AUX Channel Eye Test / 469 AUX Channel Peak-to-Peak Voltage Test / 471 AUX Channel Eye Sensitivity Calibration Test / 473 AUX Channel Eye Sensitivity Test / 475



#### 12 DisplayPort 1.3 AUX Channel Tests

## Overview

This section describes the normative and informative AUX Channel physical layer tests and inrush tests for compliance verification of DisplayPort1.3 source and sink.

Test Point for AUX Channel Tests

You must test the Source devices at Test Point 2 (TP2) while the Sink devices must be tested at Test Point 3 (TP3). See Figure 80.




Figure 80 Test Points for DisplayPort 1.3 AUX Channel Tests

Table 85 defines the test point fixtures and instruments used for DisplayPort 1.3 AUX Channel Tests:

Table 85 Test Point Fixtures and Instruments for DisplayPort 1.3 AUX Channel Tests

Test Requirement	Device Used
Test Point Access Fixture	DisplayPort Test Point Adapter For DisplayPort Connector Wilder Technologies DP-TPA-P* W2641B DisplayPort Test Point Access Adapter For mini DisplayPort Connector Wilder Technologies mDP-TPA-P* Luxshare ICT mDP Plug (mDP-TPA-P)** *Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters. **Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Point Adapters.
Signal Analyzer	Infiniium Series Oscilloscope
Stimulus	<ul> <li>Stimulus must be applied to the DUT to cause AUX Channel transactions to occur. This stimulus shall not be included in or affect the measurements.</li> <li>Reference Sink needed as stimulus for the Source DUT:</li> <li>Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Reference Source needed as stimulus for the Sink DUT:</li> <li>Unigraf DPT-200 Compact Sized DisplayPort Reference Source</li> </ul>

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 AUX Channel Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.

DisplayPort DisplayPort 1* File View Tools Help		
Task Flow       Set Up       Select Tests       Configure         Set Up       DisplayPort Compliance         Source Tests Setup	e   Connect   Run Tests   Automation   R Test Application	esults   Html Report
Select Tests Configure Show Normative Tests O	Test Selection C Physical Layer Tests C AUX PHY and Inrush Tests C Dual Mode Tests	Test Setup Test Setup Incomplete
Run Tests AUX Channel Controller N	(x86)\Keysight\Infiniium\App Browse	Enable Automation     Configure     Launch GUI
O Tests Follow instructions to describe your test environment Connection: UNKNOWN		

3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 81).

Figure 81 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.3 Standards, select **1.3** from the drop-down options in the **Test Specification** area and select **AUX PHY and Inrush Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the Set Up tab, click the Select Tests tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the Set Up tab and the Test Setup dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

#### 12 DisplayPort 1.3 AUX Channel Tests

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

## Setting Up for AUX PHY and Inrush Tests

Perform the following steps before you run the Auxiliary Channel and Inrush tests on the source or sink device:

1 After you select **AUX PHY and Inrush Tests**, click the **Test Setup** button on the **Set Up** tab.

🔟 DisplayPort I	DisplayPort 1*		
File View Tool	1		
🗅 📽 🖬 🛛 🖬			
Task Flow	Set Up Select Tests Configure	e   Connect   Run Tests   Automation   R	esults   Html Report
Set Up	DisplayPort Compliance	Test Application	
	Source Tests Setup		
<b>₩</b>	Test Specification	Test Selection	
Select Tests	1.3 💌	<ul> <li>Physical Layer Tests</li> <li>AUX PHY and Inrush Tests</li> </ul>	Test Setup
Configure		O Dual Mode Tests	Test Setup Incomplete
$\downarrow$	Show Normative Tests Or	nly	
Connect	DisplayPort Test Contro	Iller UnigrafDPTC 🔹	Enable Automation
$  \downarrow $	Script File: C:\Program Files (	x86)\Keysight\Infiniium\App Browse	Configure
Run Tests	AUX Channel Controller M     Standard DP Test Mode		Launch GUI
✓ 0 Tests Follow	v instructions to describe your test	environment Connection: UNKNOWN	

2 On the **DUT/Connectivity** page, select **Source** or **Sink** in the **DUT Type** area. In the **Reference Device** area, select **Yes** if a reference sink/source is attached to device under test during testing. Click **Next**.

DUT Type	Description
Source	Select the type of device being
Sink	tested.
For AUX Channel Tests:	Description
<b>Reference Device</b>	Indicate if a Reference Sink is
• Yes	attached during AUX channel
C No	testing of a Source.

3 On the **Connection Setup** page, depending on the probe connection you are using, select either **Differential Probe** or **Single-Ended** in the **Connection Type** area and in the **Connection** area, select the oscilloscope channel that is connected to the Auxiliary Lane.

Aux Test Suite Setup	
Connection Setup	
Connection Type	
<ul> <li>Differential Probe</li> </ul>	
C Single-Ended	
Connection	
AUX Lane Connected To: Channel 1 💌	
<< Back Next >>	ок

		labelt		
Hold Off Time:	300	us		
Settings				
Trigger Level:	50 mV	Probe Of	fset 0	mV
Vertical Scale:	200 mV	r		
Offset:	0 mV			
Threshold				
Upper Thresho	d 50	mV		
Lower Threshol	ld -50	mV		
Learn	Verify	Save	Lo	ad

4 On the **Trigger Setup** page, define the oscilloscope parameters to trigger on an Auxiliary signal during testing.

**Hold Off Time** – The oscilloscope minimum hold off time before triggering the next waveform. Note that any Auxiliary transaction from the source must receive a reply from the sink in 400 us, else such a transaction is considered a timeout. Hold off time, in such cases, represents the minimum idle time before each Aux transaction is initialized. It is defaulted to 300 us which is a safe timing value for most devices tested in the lab. Most devices respond much faster than 300 us.

**Trigger Level** – The AUX Channel signal level on which to trigger. Note that for a bi-directional signal (where a reference sink is attached), you must set the trigger level such that it crosses both the source command and the sink reply signal. Figure shows correct and incorrect trigger levels.




Figure 82 Correct Trigger Level





Figure 83 Incorrect Trigger Level

**Vertical Scale** – The oscilloscope vertical scale. Set the vertical to make sure that all signals are visible on the oscilloscope display.


**Offset** – Set the offset so that the center point is aligned with the center of the oscilloscope display.

**Upper Threshold/Lower Threshold** – The threshold level of signal must be set properly so that both upper and lower thresholds cross both the source and sink signals when the DUT is attached with a reference sink. The threshold levels are important parameters because they are used for edge detection when decoding a source command from a sink reply.



#### Figure 84 (

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application






Figure 85 Wrong Thresholds set

- c On the Trigger Setup page, you may click the **Learn** button, which guides you through getting the trigger setup parameters. However, please note that the learning guide may not necessarily work many a times because the actual Auxiliary signals may vary for different manufacturers. Keysight recommends that you must check to make sure that the parameters are correctly set as previously described.
- d Click **Verify** and follow the instructions, if you wish to check the AUX Channel trigger.
- e You may **Save** or **Load** the trigger setup configuration as a \*.tsf file.
- 5 On the **Acquisition Mode** page, either **Finish** the setup wizard or enable **Offline Mode**, which is de-selected, by default. Offline Mode lets you save the waveform files so that you can avoid the manual process to initiate Auxiliary transactions during the time of test runs.

6 If you enable **Offline Mode**, define the number of waveforms to be saved. If required, click **Start Acquisition** to start capturing and saving waveforms.

Offline Mode		
Save waveform for:		
AUX Char		
C AUX Cali C AUX Sens		
Number of Acquisition		
Start Acquisition		

- 7 Click **Finish** to close the setup wizard. The **Set Up** tab displays.
- 8 Click the **Select Tests** tab and select the AUX Channel tests you want to run.

Probing/Connection Set Up for AUX Channel Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests. When performing the Source AUX Channel tests, a Reference Sink device is required. Similarly, when performing the Sink AUX Channel tests, a Reference Source device is required.




Figure 86 Sample connection diagram for source AUX channel tests with source DUT connected to a reference sink




Figure 87 Sample connection diagram for source AUX channel tests without connecting to a reference sink




Figure 88 Sample connection diagram for sink AUX channel tests with sink DUT connected to a reference source

## AUX Channel Unit Interval Test

Test ID

125000 - AUX Channel Unit Interval Test (Source)

125010 – AUX Channel Unit Interval Test (Sink)

#### Test Overview

The objective of the test is to evaluate the AUX Channel waveform, ensuring that the overall variation of the Manchester transaction Unit Interval stays within the specification limits.

#### **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Set up the parameter of the measurement trend:
  - a Set up the Unit Interval measurement for the differential AUX Channel signal.
  - b Set up the frequency measurement for the Clock signal.
  - c Set up the measurement trend.
- 6 Set up the waveform Histogram on the measurement trend:
  - a Initialize AUX Channel transactions and acquire the differential AUX Channel signal.
  - *b* Identify the first and the last points for the desired transaction.
  - c Zoom-in on the desired transaction.
  - *d* Set up the Vertical Waveform Histogram on the measurement trend within the desired transaction.
  - e Obtain the measurement for the mean, maximum and minimum values of the waveform Histogram.
- 7 Repeat step 6 ten times.
- 8 Report the measurement results.

PASS Condition

Manchester Transaction Unit Interval (UI<sub>MAN</sub>):

Minimum = 0.4 µsec

Maximum = 0.6 µsec

**Test References** 

See:

• VESA DisplayPort (DP) Standard Version 1.3, Section 3.4.2, Table 3-4

Expected/Observable Results

The measured unit interval for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# AUX Channel Eye Test

Test ID

125001 – AUX Channel Eye Test (Source)

125011 - AUX Channel Eye Test (Sink)

#### Test Overview

The objective of this test is to evaluate the transmitter AUX Channel waveform, ensuring that the timing variables and amplitude trajectories support the overall DP system objectives of the Bit Error Rate in data transmission.

# **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

# Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 6 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the waveform Histogram on the AUX Channel eye diagram to measure the left edge and the right edge.
- 8 Set up the parameters for the Mask Test.
  - *a* Load the eye mask based on the settings in the Configuration Variable.
  - *b* Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
  - c Initialize the AUX Channel transaction and run the eye mask until you obtain the required number of waveforms.
- 9 Check for any signal trajectories entering into the mask.
- 10 Report the measurement results.

# PASS Condition

PASS Value = 290mV\_diff\_pp or higher

FAIL Value = lower than 290mV\_diff\_pp

Table 86 Eye Mask Vertices for AUX Channel for Manchester Transactions

Mask Point	Time (from EYE Center)	Minimum Voltage Value at Six Vertices (mV)
1	-185ns	0
2	-135ns	145
3	135ns	145
4	185ns	0
5	135ns	-145
6	-135ns	-145




Figure 89 AUX Channel EYE Mask for Manchester Transactions

Mask Test: Zero mask failures.

# Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.1
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.4.2.5, Figure 3-18 and Table 3-5

Expected/Observable Results

The measured eye diagram for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# AUX Channel Peak-to-Peak Voltage Test

Test ID

125002 – AUX Channel Peak-to-Peak Voltage Test (Source)

125012 – AUX Channel Peak-to-Peak Voltage Test (Sink)

#### Test Overview

The objective of the test is to evaluate the transmitter AUX Channel Waveform, ensuring that the peak-to-peak voltage stays within the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 6 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform Histogram on the AUX Channel eye diagram to measure the left edge and the right edge.
- 8 If you have selected the "AUX Channel Eye Test" under the **Select Tests** tab of the compliance application:
  - a Set up the parameter of the Mask Test:
    - i Load the eye mask based on the settings in the Configuration Variable.
    - ii Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
    - iii Initialize the AUX Channel transaction and run the eye mask until you obtain the required number of waveforms.
  - *b* Check for any signal trajectories entering into the mask.
- 9 Report the measurement results.

## PASS Condition

Table 87         DisplayPort AUX Channel Peak-to-Peak Voltage			
	Parameter	Min	Мах
	AUX Peak-to-Peak voltage at a transmitting device ( $V_{AUX-DIFFp-p}$ )	0.29V	1.38V

Test References

See:

• VESA DisplayPort (DP) Standard Version 1.3, Section 3.4.2, Table 3-4

Expected/Observable Results

The measured peak-to-peak voltage for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# AUX Channel Eye Sensitivity Calibration Test

Test ID

125021 – AUX Channel Eye Sensitivity Calibration (Reference Sink)

125031 – AUX Channel Eye Sensitivity Calibration (Reference Source)

## Test Overview

The objective of this test is to calibrate the peak-to-peak voltage of the transmitter AUX Channel waveform by reference device (reference source or reference sink), ensuring that the peak-to-peak voltage stays within the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Set up the AUX Channel voltage level of the reference device (reference source or reference sink) to the desired settings based on the settings in the Configuration Variable.
- 2 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 3 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 4 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 6 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 7 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 8 Set up the waveform Histogram on the AUX Channel eye diagram:
  - a Initialize the AUX Channel transaction and acquire the differential AUX Channel signal.
  - *b* Set up the vertical waveform Histogram of width 0.6 UI at the center of the AUX Channel eye diagram.
  - c Measure the V<sub>TOP</sub> and V<sub>BASE</sub> using the waveform Histogram mean value.
- 9 Repeat Step 8 three times.
- 10 Report the measurement results.

## PASS Condition

Table 88	Table 88         DisplayPort AUX Channel Peak-to-Peak Voltage		
	Parameter	Min	Мах
	AUX Peak-to-Peak voltage for AUX Channel Eye Sensitivity	0.24V	0.28V

**Test References** 

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.2
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.4.2, Table 3-4

Expected/Observable Results

The measured peak-to-peak voltage for the AUX Channel signal by reference device (reference source or reference sink) shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# AUX Channel Eye Sensitivity Test

Test ID

125041 – AUX Channel Eye Sensitivity Test (Source)

125051 – AUX Channel Eye Sensitivity Test (Sink)

#### Test Overview

The objective of the test is to evaluate the sensitivity to the AUX Channel Eye Opening of the DUT as per the specification limits.

# **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

# Measurement Procedure

- 1 Set up the AUX Channel voltage level of the reference device (reference source or reference sink) to the desired settings based on the settings in the Configuration Variable.
- 2 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 3 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Initialize the AUX Channel transaction and acquire the differential AUX Channel signal.
- 6 Check if the reference device could detect the transaction or not.
- 7 Decode the AUX Channel signal and check whether the transaction passed or failed.
- 8 Report the measurement results.

## PASS Condition

Determine whether the AUX Channel communication is successful. For example, the Transmitter DUT sends an AUX Request to the Reference Receiver. The Reference Receiver acknowledges and the Transmitter DUT responds to the to indicate that the acknowledgment was successfully received.

PASS = No errors observed in the response

FAIL = One or more errors observed

# Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.2
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.4.2, Table 3-4

# Expected/Observable Results

The measured AUX Channel transaction shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 13 DisplayPort 1.3 Inrush Tests

Overview / 478 Inrush Energy Power Test / 481 Inrush Peak Current Test / 483



#### 13 DisplayPort 1.3 Inrush Tests

# Overview

This section describes the normative and informative inrush tests for compliance verification of DisplayPort1.3 source and sink (a power consumer).

# Test Point

The test fixture for inrush tests implements the schematic shown in Figure 90.




Figure 90 Schematics for testing a Power Consumer Device

The test fixture must be designed and used according to the following guidelines:

- A high gate voltage FET on the DP\_PWR line is recommended to allow a fast connect capability, which allows a single connection event for testing. Without such an arrangement, multiple connections will be required to obtain a reasonable "worst-case" attachment event.
- Connection length between the power supply and the test fixture must be minimized. A maximum of four inches is recommended.
- The power supply must have enough outrush capability as to not negatively affect the test fixture's outrush capability.
- The power supply must be run at 3.6V (3.3V + 10%) read across  $V_{\rm C}$ .

Any Power Consumer test fixture must be calibrated using the Power User test fixture, as shown in Figure 90. Testing with the two fixtures combined should result in the approximate values given below. If required, the component values on the Power Consumer test fixture should be adjusted to match the expected results.

- V<sub>C</sub> steady before connection = 3.6V
- $V_{\rm C}$  droop = ~3.1V
- Inrush Current = ~13.0A

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Inrush Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.
- 3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 91).

🔟 DisplayPort I	DisplayPort 1*		
File View Too	ls Help		
🗅 📽 🖬 🔤			
Task Flow	Set Up Select Tests Configure	e Connect Run Tests Automation F	Results Html Report
Set Up	DisplayPort Compliance	Test Application	
	Source Tests Setup		
Select Tests	Test Specification	Test Selection	
		O Physical Layer Tests	Test Setup
$ \downarrow \downarrow$	1.3 •	AUX PHY and Inrush Tests O Dual Mode Tests	Test Setup Incomplete
Configure			
	Show Normative Tests Or	nly	
Connect			
	DisplayPort Test Contro	ller UnigrafDPTC 🔹	Enable Automation
$\downarrow$	Script File: C:\Program Files (	x86)\Keysight\Infiniium\App Browse	Configure
Run Tests	AUX Channel Controller M		Launch GUI
	Standard DP Test Mode		Launch GUI
✓ 0 Tests Follow	v instructions to describe your test	environment Connection: UNKNOWN	1 //.

Figure 91 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.3 Standards, select **1.3** from the drop-down options in the **Test Specification** area and select **AUX PHY and Inrush Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests. Refer to "Setting Up for AUX PHY and Inrush Tests" on page 459 to know in detail how to set up the DUT for Inrush Tests.
- 7 After making the required changes under the Set Up tab, click the Select Tests tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the Set Up tab and the Test Setup dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.

- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

# Inrush Energy Power Test

Test ID

127000 - Inrush Energy Power Test

Test Overview

The objective of the test is to evaluate the Inrush energy at the power supply input of a power consuming DUT according to the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3

# Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the Configuration Variable.
- 2 Generate FUNC1 signal (filtered  $V_d$ ) by applying the low-pass filter on the  $V_d$  signal.
- 3 Generate FUNC2 signal (Current) by applying the following equation:

Current 
$$(I_d) = V_d/R_m$$

4 Generate FUNC3 signal (Power) by applying the following equation:

- 5 Set up the trigger level of V<sub>d</sub> signal and acquire the input signal.
- 6 Identify the first and the last points where the filtered V<sub>d</sub> signal crosses the crossing point.
- 7 Calculate the Inrush Energy Power by summing the area under the power (FUNC3 signal) from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point.
- 8 Calculate the Inrush peak current using the following equation:

Inrush Peak Current  $(I_{d_Peak}) = V_{d_Peak}/R_m$ 

where,  $V_{d_Peak}$  is the peak voltage on the  $V_d$  signal from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point (06A \*  $R_m$ ).

- 9 Repeat step 5 to 8 ten times to find the worst case (maximum) of inrush energy power and inrush peak current.
- 10 Report the inrush energy power measurement results.

### PASS Condition

Power Consumer Requirements:

- Evaluated Inrush Energy (mJ) Resultant<sub>ENERGY\_Power\_Consumer</sub> < 0.4mJ
- Evaluated Inrush Energy Resultant<sub>PEAK CURRENT Power Consumer</sub> ≤ 13.5 Amps

# Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.5
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.2.3

# Expected/Observable Results

The measured worst case inrush energy power for the power consuming DUT shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Inrush Peak Current Test

Test ID

127001 - Inrush Peak Current Test

Test Overview

The objective of the test is to evaluate the Inrush energy at the power supply input of a power consuming DUT according to the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	Source-TP2 Sink-TP3

# Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the Configuration Variable.
- 2 Generate FUNC1 signal (filtered  $V_d$ ) by applying the low-pass filter on the  $V_d$  signal.
- 3 Generate FUNC2 signal (Current) by applying the following equation:

Current 
$$(I_d) = V_d/R_m$$

4 Generate FUNC3 signal (Power) by applying the following equation:

- 5 Set up the trigger level of V<sub>d</sub> signal and acquire the input signal.
- 6 Identify the first and the last points where the filtered V<sub>d</sub> signal crosses the crossing point.
- 7 Calculate the Inrush Energy Power by summing the area under the power (FUNC3 signal) from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point.
- 8 Calculate the Inrush peak current using the following equation:

Inrush Peak Current  $(I_{d_Peak}) = V_{d_Peak}/R_m$ 

where,  $V_{d_Peak}$  is the peak voltage on the  $V_d$  signal from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point (06A \*  $R_m$ ).

- 9 Repeat step 5 to 8 ten times to find the worst case (maximum) of inrush energy power and inrush peak current.
- 10 Report the inrush peak current measurement results.

### PASS Condition

Power Consumer Requirements:

- Evaluated Inrush Energy (mJ) Resultant<sub>ENERGY\_Power\_Consumer</sub> < 0.4mJ
- Evaluated Inrush Energy Resultant<sub>PEAK CURRENT Power Consumer</sub> ≤ 13.5 Amps

# Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.5
- VESA DisplayPort (DP) Standard Version 1.3, Section 3.2.3

# Expected/Observable Results

The measured worst case inrush peak current for the power consuming DUT shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 14 DisplayPort 1.3 Dual Mode Tests

Overview / 486 Setting Up for Dual Mode Tests / 490 Dual Mode TMDS Clock Duty Cycle Test / 494 Dual Mode TMDS Clock Jitter Test / 496 Dual Mode Eye Diagram Test / 498 Dual Mode Data Jitter Test / 501 Dual Mode Data Peak-Peak Differential Voltage Test / 503 Dual Mode Inter-Pair Skew Test / 505 Dual Mode Intra-Pair Skew Test / 507



#### 14 DisplayPort 1.3 Dual Mode Tests

# Overview

This section describes the normative and informative dual mode physical layer (differential and single-ended) tests for compliance verification of DisplayPort1.3 source.

# Test Point

The source device for dual mode tests must be tested at Test Point 2 (TP2), as shown in Figure 92.






Table 89 defines the Test Points used for Dual Mode Tests:

Test Requirement	Device Used
Test Point Access Fixture	DisplayPort Test Point Adapter For DisplayPort Connector • Wilder Technologies DP-TPA-P* • W2641B DisplayPort Test Point Access Adapter For mini DisplayPort Connector • Wilder Technologies mDP-TPA-P* • Luxshare ICT mDP Plug (mDP-TPA-P)** • *Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters. • **Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Poin Adapters.
Signal Analyzer	Infiniium Series Oscilloscope

Table 89 Test Point 2 Connections for Dual Mode Tests

Setting Up the DisplayPort Compliance Test Application for DisplayPort 1.3 Dual Mode Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.

4 DisplayPort [ iile View Tool ) 🖙 🔛   🖬 '	s Help		
Task Flow	Set Up Select Tests Configure	<ul> <li>Connect   Run Tests   Automation   F</li> <li>Test Application</li> </ul>	Results   Html Report
	Source Tests Setup		
Select Tests	Test Specification	Test Selection C Physical Layer Tests C AUX PHY and Inrush Tests C Dual Mode Tests	Test Setup Test Setup Incomplete
Connect	Show Normative Tests Or DisplayPort Test Control	-	Enable Automation
$-\mathbf{V}$	Script File: C:\Program Files (	x86)\Keysight\Infiniium\App Browse	Configure
Run Tests	AUX Channel Controller M Standard DP Test Mode		Launch GUI
7 0 Tests Follow	instructions to describe your test	environment Connection: UNKNOWN	1

3 On the DisplayPort Compliance Test Application, click the Set Up tab (see Figure 93).

Figure 93 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with DisplayPort 1.3 Standards, select **1.3** from the drop-down options in the **Test Specification** area and select **Dual Mode Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

# Setting Up for Dual Mode Tests

Perform the following steps before you run the Dual Mode tests on the source or sink device:
1 On the DisplayPort Compliance Test Application, click the **Test Setup** button on the **Set Up** tab.


Task Flow	Set Up Select Tests Configure	e   Connect   Run Tests   Automation   I	Results   Html Report
Set Up	DisplayPort Compliance	Test Application	
	Source Tests Setup		_
Select Tests	Test Specification	Test Selection	
	1.2b 💌	C Physical Layer Tests C AUX PHY and Inrush Tests	Test Setup
	Show Normative Tests D	Dual Mode Tests	
Connect	DisplayPort Test Contro	ller UnigrafDPTC 🔽	Enable Automation
$-\mathbf{V}$ .	Script File: C:\Program Files	(x86)\Keysight\Infiniium\App Browse	Configure
Run Tests	AUX Channel Controller M     Standard DP Test Mode		Launch GUI


2 On the **Dual Mode Setup** page, select **Single-Ended** or **Differential Probe** from the drop-down in the **Connection Type** area. The option to select the number of oscilloscope channel connections is grayed out if you select **Single-Ended** connection type. For **Differential Probe**, you may choose either a 2-Channel or a 4-Channel setup. Select the clock frequency for Dual Mode signal in the **Pixel Clock Frequency** area. Click **Next** to go to next page.

Dual_Mode_Displayport	
Dual Mode Setup	
Device ID Operator ID Project ID	Comments
Connection Type	Description
Single-Ended 🗨	Connection Type: Define wether direct Single-Ended Connection or differential probes are
No of Channels	Description
C 2 Connections 4 Connections	Number of Scope Channels: Scope channels needed by Probe (s) or SMA cable(s) to perform test.
Pixel Clock Frequency	Description
<ul> <li>✓ 25Mhz&gt;&lt;165Mhz</li> <li>□ &gt; 165Mhz</li> </ul>	Pixel Clock Frequency: Define the clock frequency range for Dual Mode testing
Previous Next	Close

Dual_Mode_Displayport	
Dual Mode Setup	
Device ID	Comments
Operator ID	
Project ID	
Connection Type	Description
Differential Probe	Connection Type: Define wether direct Single-Ended Connection or differential probes are
No of Channels	Description
C 2 Connections	Number of Scope Channels:
4 Connections	(s) or SMA cable(s) to perform test.
Pixel Clock Frequency	Description
☑ 25Mhz><165Mhz	Pixel Clock Frequency: Define the clock frequency range
□ > 165Mhz	for Dual Mode testing
Previous Next	Close

3 On the **Channel Selection** page, you may assign the data lanes, clock lanes and oscilloscope channels to establish an **SMA (Single-Ended)** or **Differential Probe** connection. Click **Finish**.





Probing/Connection Set Up for Dual Mode Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.

# Infiniium




Figure 94 Connection diagram for a 4-Channel Dual Mode Test

# Dual Mode TMDS Clock Duty Cycle Test

Test ID

501 - Dual Mode TMDS Clock Duty Cycle (Min)

502 - Dual Mode TMDS Clock Duty Cycle (Max)

#### Test Overview

The objective of the test is to confirm that the duty cycle of the TMDS Clock waveform of a Source DUT operating in dual mode does not exceed the specification limits.

#### **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_CLOCK

# Measurement Procedure

- 1 Acquire and verify the input TMDS Clock signal:
  - a Verify the trigger and the amplitude of the input TMDS Clock signal.
  - b Scale the vertical display of the input TMDS Clock signal to optimum value.
  - c Measure  $V_{\text{TOP}}$  and  $V_{\text{BASE}}$  of the input TMDS Clock signal.
  - d Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Generate FUNC4 signal, which is the differential signal of the TMDS Clock signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery (Explicit Clock, input TMDS Clock signal).
- 4 Overlap the TMDS Clock signal to fold the differential signal of the TMDS Clock signal.
  - a Acquire the signal until 10,000 clock periods are folded.
- 5 Set up the waveform histogram on the differential signal of the TMDS Clock signal to measure the minimum and maximum duty cycle.
  - a The minimum duty cycle is measured as the earliest crossing of the TMDS Clock signal falling edge.
  - *b* The maximum duty cycle is measured as the latest crossing of the TMDS Clock signal falling edge.
- 6 Report the measurement results.

#### PASS Condition

PASS: 40% < TMDS\_CLOCK duty cycle < 60%.

FAIL: TMDS\_CLOCK duty cycle < 40% or TMDS\_CLOCK duty cycle > 60%

## Test References

See:

• VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.18

Expected/Observable Results

The measured duty cycle of the dual mode TMDS Clock signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Dual Mode TMDS Clock Jitter Test

Test ID

For 25MHz ≤ TMDS Clock Frequency ≤ 165MHz

• 503 – Dual Mode TMDS Clock Jitter

For TMDS Clock Frequency > 165MHz

· 803 – Dual Mode TMDS Clock Jitter

#### Test Overview

The objective of the test is to confirm that the TMDS Clock waveform of a Source DUT operating in dual mode does not carry excessive jitter than that defined in the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_CLOCK

#### Measurement Procedure

- 1 Acquire and verify the input TMDS Clock signal:
  - a Verify the trigger and the amplitude of the input TMDS Clock signal.
  - *b* Scale the vertical display of the input TMDS Clock signal to optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input TMDS Clock signal.
  - d Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Generate FUNC4 signal, which is the differential signal of the TMDS Clock signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery (Explicit Clock, input TMDS Clock signal).
- 4 Overlap the TMDS Clock signal to fold the differential signal of the TMDS Clock signal. *a* Acquire the signal until 400,000 clock periods are folded.
- 5 Set up the waveform histogram on the differential signal of the TMDS Clock signal to measure the total jitter of the TMDS Clock signal.
- 6 Report the measurement results.

#### PASS Condition

For 25MHz < TMDS Clock Frequency < 165MHz

+ PASS: Measured TMDS Clock Jitter  $\leq$  0.20 Tbit and Data Jitter  $\leq$  0.25 Tbit

For 165MHz < TMDS Clock Frequency < 300MHz

+ PASS: Measured TMDS Clock Jitter  $\leq$  120 ps and Data Jitter  $\leq$  150 ps

# Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.18
- VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2

# Expected/Observable Results

The measured jitter of the dual mode TMDS Clock signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Dual Mode Eye Diagram Test

Test ID

601, 602, 603 - Dual Mode Eye Diagram Testing

#### Test Overview

The objective of the test is to evaluate the waveform ensuring that the timing variables and amplitude trajectories of a Source DUT operating in dual mode meets the specification requirements.

# **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_DATA0, TMDS_DATA1, TMDS_DATA2

## Measurement Procedure

- 1 Acquire and verify the input TMDS Clock and data signal:
  - a Verify the trigger and the amplitude of the input TMDS Clock signal.
  - b Verify the trigger and the amplitude of the input data signal.
  - c Scale the vertical display of the input TMDS Clock signal to optimum value.
  - d Scale the vertical display of the input data signal to optimum value.
  - e~ Measure  $V_{TOP}$  and  $V_{BASE}$  of the input TMDS Clock signal.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input data signal.
  - g Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery (Explicit First Order PLL, input TMDS Clock signal).
- 3 Fold the differential signal of the data signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 4 Set up the waveform histogram on the data signal eye diagram to measure the left edge and right edge.
- 5 Set up the parameter of the Mask Test.
  - a Load the Eye mask.
  - *b* Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
  - c Run the Eye mask until the 400,000 UI are folded.
- 6 Check for any signal trajectories entering into the mask.
- 7 Measure the jitter of the eye diagram using the histogram.
- 8 Measure the eye height of the eye diagram using the histogram.
- 9 Measure the peak-to-peak voltage at 0.5UI of the eye diagram using the histogram.

- 10 Overlap the TMDS Clock Signal to fold the differential signal of the data signal.
  - a Acquire the signal until 400,000 clock period are folded.
- 11 Set up the waveform histogram on the differential signal of the TMDS Clock signal to measure the total jitter of the TMDS Clock signal.
- 12 Report the measurement results.

PASS Condition





Figure 95 TMDS Data EYE Mask for TMDS Clock Frequencies from 25MHz to 165MHz



TMDS Data EYE Mask for TMDS Clock Frequencies above 165MHz

#### **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.19
- VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2, Figure 3-10 (for 25MHz < TMDS Clock Frequency < 165MHz) and Figure 3-11 (for TMDS Clock Frequency > 165MHz)

## Expected/Observable Results

The measured eye diagram for the dual mode data signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# Dual Mode Data Jitter Test

Test ID

For 25MHz ≤ TMDS Clock Frequency ≤ 165MHz

• 611, 612, 613 – Dual Mode Data Jitter

For TMDS Clock Frequency > 165MHz

• 911, 912, 913 - Dual Mode Data Jitter

#### Test Overview

The objective of the test is to confirm that the data waveform of a Source DUT operating in dual mode does not carry excessive jitter than that defined in the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_DATA0, TMDS_DATA1, TMDS_DATA2

#### Measurement Procedure

- 1 Acquire and verify the input TMDS Clock and data signal:
  - a Verify the trigger and the amplitude of the input TMDS Clock signal.
  - *b* Verify the trigger and the amplitude of the input data signal.
  - c Scale the vertical display of the input TMDS Clock signal to optimum value.
  - *d* Scale the vertical display of the input data signal to optimum value.
  - e Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input TMDS Clock signal.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input data signal.
  - g Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery (Explicit First Order PLL, input TMDS Clock signal).
- 3 Fold the differential signal of the data signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 4 Set up the waveform histogram on the data signal eye diagram to measure the left edge and right edge.
- 5 Set up the parameter of the Mask Test.
  - a Load the Eye mask.
  - *b* Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
  - c Run the Eye mask until the 400,000 UI are folded.
- 6 Check for any signal trajectories entering into the mask.
- 7 Measure the jitter of the eye diagram using the histogram.

- 8 Measure the eye height of the eye diagram using the histogram.
- 9 Measure the peak-to-peak voltage at 0.5UI of the eye diagram using the histogram.
- 10 Overlap the TMDS Clock Signal to fold the differential signal of the data signal. a Acquire the signal until 400,000 clock period are folded.
- 11 Set up the waveform histogram on the differential signal of the TMDS Clock signal to measure the total jitter of the TMDS Clock signal.
- 12 Report the measurement results.

# PASS Condition

For 25MHz ≤ TMDS Clock Frequency ≤ 165MHz

• PASS: Measured TMDS Clock Jitter  $\leq$  0.20 Tbit and Data Jitter  $\leq$  0.25 Tbit

For 165MHz < TMDS Clock Frequency  $\leq$  300MHz

• PASS: Measured TMDS Clock Jitter  $\leq$  120 ps and Data Jitter  $\leq$  150 ps

### Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.19
- VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2

# Expected/Observable Results

The measured jitter of the dual mode data signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Dual Mode Data Peak-Peak Differential Voltage Test

Test ID

811, 812, 813 – Dual Mode Peak-Peak Differential Voltage (Min)

821, 822, 823 - Dual Mode Peak-Peak Differential Voltage (Max)

## Test Overview

The objective of the test is to evaluate and confirm that the data waveform ensuring that the timing variables and amplitude trajectories of a Source DUT operating in a dual mode meets the specification requirements.

# **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_DATA0, TMDS_DATA1, TMDS_DATA2

# Measurement Procedure

- 1 Acquire and verify the input TMDS Clock and data signal:
  - *a* Verify the trigger and the amplitude of the input TMDS Clock signal.
  - b Verify the trigger and the amplitude of the input data signal.
  - c Scale the vertical display of the input TMDS Clock signal to optimum value.
  - d Scale the vertical display of the input data signal to optimum value.
  - e~ Measure  $V_{TOP}$  and  $V_{BASE}$  of the input TMDS Clock signal.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input data signal.
  - g Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery (Explicit First Order PLL, input TMDS Clock signal).
- 3 Fold the differential signal of the data signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 4 Set up the waveform histogram on the data signal eye diagram to measure the left edge and right edge.
- 5 Set up the parameter of the Mask Test.
  - a Load the Eye mask.
  - *b* Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
  - c Run the Eye mask until the 400,000 UI are folded.
- 6 Check for any signal trajectories entering into the mask.
- 7 Measure the jitter of the eye diagram using the histogram.
- 8 Measure the eye height of the eye diagram using the histogram.

- 9 Measure the peak-to-peak voltage at 0.5UI of the eye diagram using the histogram.
- 10 Overlap the TMDS Clock Signal to fold the differential signal of the data signal.
  - a Acquire the signal until 400,000 clock period are folded.
- 11 Set up the waveform histogram on the differential signal of the TMDS Clock signal to measure the total jitter of the TMDS Clock signal.
- 12 Report the measurement results.

### PASS Condition

For all TMDS Clock Frequencies:

- Minimum Peak-Peak Differential Voltage: 180mV
- · Maximum Peak-Peak Differential Voltage: 1380mV

# Test References

See:

• VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2

## Expected/Observable Results

The measured peak-peak differential voltage of the dual mode data signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Dual Mode Inter-Pair Skew Test

Test ID

711 – D0/D1 - Dual Mode Inter Pair Skew Test
712 – D0/D2 - Dual Mode Inter Pair Skew Test
713 – D1/D2 - Dual Mode Inter Pair Skew Test

#### Test Overview

The objective of the test is to evaluate and confirm that the skew or time delay between differential data lane of a Source DUT operating in a dual mode meets the specification requirements.

#### **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_DATA0, TMDS_DATA1, TMDS_DATA2

# Measurement Procedure

1	Acquire and veri	fv the input	TMDS Clock	and data signal:

- a Verify the trigger and the amplitude of the input TMDS Clock signal.
- b Verify the trigger and the amplitude of the input Lane A data signal.
- c Verify the trigger and the amplitude of the input Lane B data signal.
- d Scale the vertical display of the input TMDS Clock signal to optimum value.
- e Scale the vertical display of the input Lane A data signal to optimum value.
- f Scale the vertical display of the input Lane B data signal to optimum value.
- g Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input TMDS Clock signal.
- h Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input Lane A data signal.
- *i* Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input Lane B data signal.
- *j* Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
- 3 Set up the parameter of the Inter Pair Skew measurement.
  - a Set up two display grids such that each grid displays one test lane data signal.
  - *b* Set up the measurement threshold of each test lane data signal on the Transition Voltage = 0V.
  - c Decode the data signal for each test lane.
  - *d* Search the desired pattern from the decoded data signal.

e Measure the time difference between the corresponding edges of both the test lanes using the equation:

T<sub>Transition\_LaneA</sub> - T<sub>Transition\_LaneB</sub>

- f Repeat the previous step until you measure 100 edges.
- *g* Calculate the Inter Pair Skew using the equation:

```
Inter Pair Skew = {1/Number of Edges} \Sigma |T<sub>Transition_LaneA</sub> - T<sub>Transition_LaneB</sub>|
```

4 Report the measurement results.

PASS Condition

For all TMDS Clock Frequencies, Inter-Pair Skew  $\leq$  976 ps

Test References

See:

• VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2

# Expected/Observable Results

The measured inter pair skew of the dual mode data signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Dual Mode Intra-Pair Skew Test

Test ID

701, 702, 703 - Dual Mode Intra Pair Skew Test

#### Test Overview

The objective of the test is to evaluate and confirm that the skew or time delay between the respective sides of the differential data lane of a Source DUT operating in a dual mode meets the specification requirements.

#### **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Clock Rate	Maximum TMDS Clock Rate supported by the DUT
Test Lane	TMDS_DATA0, TMDS_DATA1, TMDS_DATA2

## Measurement Procedure

- 1 Acquire and verify the input TMDS Clock and data signal:
  - a Verify the trigger and the amplitude of the input TMDS Clock signal.
  - b Verify the trigger and the amplitude of the input data signal.
  - c Scale the vertical display of the input TMDS Clock signal to optimum value.
  - d Scale the vertical display of the input data signal to optimum value.
  - e Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input TMDS Clock signal.
  - f Measure V<sub>TOP</sub> and V<sub>BASF</sub> of the input data signal.
  - g Measure the Clock Frequency of the input TMDS Clock signal.
- 2 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain the statistical values of the measurement.
  - *b* Set up the measurement threshold.
- 3 Set up the parameter to perform High Level Voltage ( $V_{High}$ ) and Low Level Voltage ( $V_{Low}$ ) for each single-ended data signal:
  - a Scale the vertical display of the single-ended input data signal to optimum value.
  - b Acquire the signal for 100 waveforms.
  - c Find V<sub>High</sub> by measuring the average voltage at 0.6UI to 0.75UI of the High level.
  - d Find V<sub>Low</sub> by measuring the average voltage at 0.6UI to 0.75UI of the Low level.
  - e Calculate the Transition Voltage (V<sub>Trans</sub>) using the equation:

$$V_{\text{Trans}} = (V_{\text{High}} + V_{\text{Low}})/2$$

- 4 Set up the parameter of the Intra Pair Skew measurement.
  - a Set up measurement threshold od each single-ended data signal based on the Transition Voltage measured.
  - *b* Set up InfiniiScan to trigger on the desired pattern.
  - c Set up delta time measurement to measure the time difference between the rising edge of the data true signal (D+) and the complement's (D-) falling edge using the equation:

# D+Transition\_High - D-Transition\_Low

*d* Set up delta time measurement to measure the time difference between the falling edge of the data true signal (D+) and the complement's (D-) falling edge using the equation:

D+Transition\_Low - D-Transition\_High

- e Acquire the signal until you measure 100 edges.
- f Calculate the Intra Pair Skew using the equation:

Intra Pair Skew = {1/Number of Edges}  $\sum {[(D+_{Transition}_{High} - D-_{Transition}_{Low}) + }$ 

(D+Transition\_Low - D-Transition\_High)]/2}

5 Report the measurement results.

#### PASS Condition

For all TMDS Clock Frequencies, Intra-Pair Skew ≤ 60 ps

#### Test References

#### See:

• VESA DisplayPort Dual-Mode Standard Version 1.1, Section 3.6.2

#### Expected/Observable Results

The measured intra pair skew of the dual mode data signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 15 MyDP 1.0 Source Tests

Overview / 510 Source Eye Diagram Test / 516 Source Total Jitter Test / 523 Source Non-ISI Jitter Test / 528 Source Non Pre-Emphasis Level Test / 533 Source Pre-Emphasis Level Differential Tests / 541 Source Non Transition Voltage Range Measurement Test / 549 Source Peak to Peak Voltage Test / 556 Source Main Link Frequency Compliance Test / 561 Source Spread Spectrum Clocking (SSC) Modulation Frequency Test / 567 Source Spread Spectrum Clocking (SSC) Modulation Deviation Test / 573 Source Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative) / 579 Post-Cursor 2 Verification Test (Informative) / 585 Eye Diagram Test (TP3\_EQ) / 591 Total Jitter Test (TP3\_EQ) / 600 Deterministic Jitter Test (TP3\_EQ) / 606 Random Jitter Test (TP3\_EQ) / 612 AC Common Mode Test (Informative) / 617 Intra-Pair Skew Test (Informative) / 622



# Overview

This section describes the normative and informative main link physical layer tests for compliance verification of Mobility DisplayPort (MyDP) sources.

## Test Point Definition for MyDP Tests

Five different test points are identified for the physical layer measurement. See Figure 96.




Figure 96 Test Points in a DisplayPort InterConnect System

Table 90 defines the Test Points used for MyDP 1.0 Tests:

#### Table 90 Test Points for DisplayPort Tests

Test Point	Description
TP1	At the pins of the Transmitter Device
TP2	At the test interface on a test access fixture as close as possible to the DP mated connection to a Source device
TP3	At the test interface on a test access fixture as close as possible to the DP mated connection to a Sink device
TP3_EQ	<ul> <li>At TP3, when a defined cable model with equalizer is applied. There are two defined cable models:</li> <li>Worst Cable Model as defined in VESA DisplayPort 1.2a Standard,</li> <li>Zero length, zero loss cable. The equalizer is also defined in VESA DisplayPort 1.2a Standard</li> </ul>
TP4	At the pins of a receiving device

#### Cable Models

The two cable models defined in VESA DisplayPort 1.2a Standard are:

- 1 Worst Case Cable Model—To achieve the TP3\_EQ signal with the worst case cable model:
- Acquire the signal at TP2.
- Embed the TP2 signal with a "worst case" HBR cable model using an InfiniiSim Waveform Transformation Toolset software to emulate the insertion loss as defined in Figure 4-10 of the VESA DisplayPort 1.2a Standard.
  - For the DisplayPort Compliance Test Application, the "CIC\_revOp6.s4p" cable model transfer function is used.

- Finally, apply the HBR or HBR2 equalization using the Serial Data Equalization software as defined in Figure 3-40 (for HBR) and Figure 3-41 (for HBR2) of the VESA DisplayPort 1.2a Standard.
- 2 Zero Length Cable Model—To achieve the TP3\_EQ signal with the zero length cable model:
- Acquire the signal at TP2.
- No cable model is embedded for the Zero Length cable model.
- Finally, apply the HBR or HBR2 equalization using the Serial Data Equalization software as defined in Figure 3-40 (for HBR) and Figure 3-41 (for HBR2) of the VESA DisplayPort 1.2a Standard.

## Equalization

When equalization is required, use the CTLE (Continuous Time Linear Equalization) transfer function, as given in Figure 3-40 (for HBR) and Figure 3-41 (for HBR2) of the VESA DisplayPort 1.2a Standard.

For main link, use the CTLE model with the following transfer function for HBR:

#### The HBR Reference Equalizer transfer function is given by

$$H(s) = \frac{\omega_{p1}\omega_{p2}}{\omega_z} \cdot \frac{s + \omega_z}{(s + \omega_{p1})(s + \omega_{p2})}$$

which has magnitude given by

$$|H(j\omega)| = \frac{\omega_{p1}\omega_{p2}}{\omega_z} \cdot \frac{\sqrt{\omega^2 + \omega_z^2}}{\sqrt{\omega^2 + \omega_{p1}^2} \cdot \sqrt{\omega^2 + \omega_{p2}^2}}$$

where

$$\omega_{z} = 2\pi (0.725 \times 10^{9})$$
$$\omega_{p1} = 2\pi (1.35 \times 10^{9})$$
$$\omega_{p2} = 2\pi (2.5 \times 10^{9})$$

Figure 97 Transfer Function of the CTLE model for HBR

For main link, use the CTLE model with the following transfer function for HBR2:

The HBR2 Reference Equalizer transfer function is given by

$$H(s) = \frac{\omega_{p1}\omega_{p2}\omega_{p3}}{\omega_{z}} \cdot \frac{s + \omega_{z}}{(s + \omega_{p1})(s + \omega_{p2})(s + \omega_{p3})}$$

which has magnitude given by

$$\left|H(j\omega)\right| = \frac{\omega_{p1}\omega_{p2}\omega_{p3}}{\omega_z} \cdot \frac{\sqrt{\omega^2 + \omega_z^2}}{\sqrt{\omega^2 + \omega_{p1}^2} \cdot \sqrt{\omega^2 + \omega_{p2}^2} \cdot \sqrt{\omega^2 + \omega_{p3}^2}}$$

where

 $\omega z = 2\pi (0.64 \times 10^9)$  for upstream device compliance

and  

$$\omega p 1 = 2\pi (2.7 \times 10^9)$$
  
 $\omega p 2 = 2\pi (4.5 \times 10^9)$ 

$$\omega p3 = 2\pi (13.5 \times 10^{9})$$

Figure 98 Transfer Function of the CTLE model for HBR2

#### **Clock Recovery**

When Clock Recovery is required, the clock recovery technique follows the definition of the receiver PLL as defined in Section 3.5.3.5 of the VESA DisplayPort 1.2a Standard. For main link, use the second-order clock recovery function with a closed loop tracking bandwidth and damping factor, with respect to the PRBS7 pattern, as shown in Table 91:

#### Table 91 Main Link Second-Order Clock Recovery Function

Bit Rate	Band wid th	Damping Factor
HBR2	10 MHZ	1.00
HBR	10 MHz	1.51
RBR	5.4 MHz	1.51

# Test Point Definition for MyDP 1.0 Source Tests

Test the Source DUT at Test Point 2 (TP2) as shown in Figure 99.




Figure 99 Test Point 2 Connection for MyDP 1.0 Source Tests

Use MyDP Test Fixtures (MyDP-to-DP type or MyDP-to-SMA type) to perform PHY compliance tests specific to MyDP. Figure 100 shows the layout of a MyDP passive cable adapter or a MyDP protocol converter:




Figure 100 Schematics of MyDP to SMA Test Fixtures used for PHY Compliance Tests

Table 92 defines the test point fixtures and instruments used for MyDP 1.0 Source Tests:

 Table 92
 Test Point Fixtures and Instruments for MyDP 1.0 Source Tests

Test Requirement	Device Used
Test Point Access Fixture	<ul> <li>Mobility DisplayPort Test Point Adapter</li> <li>For MyDP Connector</li> <li>Wilder Technologies MYDP-TPA-P*</li> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters.</li> </ul>
Signal Analyzer	Infiniium Series Oscilloscope

Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.

DisplayPort D File View Tool:			
) 📽 🖬 🔤			
Task Flow 🔔	Set Up Select Tests Configure	e   Connect   Run Tests   Automation   F	lesults   Html Report
Set Up	DisplayPort Compliance	Test Application	
	Source Tests Setup		
V	Test Specification	Test Selection	
Select Tests		Physical Layer Tests	Test Setup
Configure	MyDP 1.0 ▼	C AUX PHY and Inrush Tests C Dual Mode Tests	Test Setup Incomplete.
$\downarrow$	Show Normative Tests Or	hly	
Connect	DisplayPort Test Contro	ller UnigrafDPTC -	Enable Automation
$\downarrow$	Script File: C:\Program Files (	x86)\Keysight\Infiniium\App Browse	Configure
Run Tests	AUX Channel Controller M     Standard DP Test Mode		Launch GUI
0 Tests Follow	instructions to describe your test	environment Connection: UNKNOWN	

3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 101).

Figure 101 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with Mobility DisplayPort 1.0 Standards, select **MyDP 1.0** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

Probing/Connection Set Up for MyDP 1.0 Source Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 102 Sample connection diagram for MyDP 1.0 Source Tests

# Source Eye Diagram Test

Test ID

1210001 – Eye Diagram Test

#### Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	PRBS7

Test Setup

1	After you select the options in the Test Specification and Test Selection area of the	e <b>Set Up</b> ta	b, click
	the Test Setup button. The Test Setup window displays.		
		8	

Project ID	
Device Type:         Description           Source	
DisplayPort compliance applicati       Test Type:       Differential Tests	nn Ipe

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the <b>DUT Definition Setup</b> window, select options based on the settings defined in "Test Conditions
	for Eye Diagram Test".

)UT Definition Setting		
Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	5.4 Gbps	C Disabled
C 2 Lanes C 4 Lanes	🗹 2.7 Gbps	⊂ Enabled ⊙ Both
	1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	✓ Pre-emphasis 0
🗆 Level 1	🗖 Swing 1	🗌 🔲 Pre-emphasis 1
🗆 Level 2	🗹 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
	<< Back	Next >> Close


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	*

Differential Probe Channel Selection			
		Channel 1	
Legend			
	<< Back	Finish Close	_

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal using the pattern folding.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 5 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 6 Set up the horizontal waveform histogram on the input signal eye diagram to measure the left edge.
- 7 Set up the parameters for the Mask Test.
  - *a* Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 8 Measure the eye height of the eye diagram using the Histogram.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Calculate the eye width based on the measured jitter of the eye diagram.
- 11 Check for any signal trajectories that may have entered into the mask.
- 12 Report the measurement results.

# PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 93 shows the voltage and time coordinates for the mask used in the eye diagram.

#### Table 93 Eye Diagram Mask Coordinates

Mask Point	Bit Rate	
	Red uced (1.62 Gb/s)	High (2.7 Gb/s)
1	0.127, 0.000	0.210, 0.000
2	0.291, 0.160	0.355, 0.140
3	0.500, 0.200	0.500, 0.175
4	0.709, 0.200	0.645, 0.175
5	0.873, 0.000	0.790, 0.000
6	0.709,-0.200	0.645,-0.175
7	0.500,-0.200	0.500,-0.175
8	0.291,-0.160	0.355,-0.140




Figure 103 The Source Eye Mask

Mask Test: Zero mask failures.

Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.1

 VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-24 for RBR and Table 3-23 for HBR

Expected/Observable Results

The measured eye diagram for the source degraded signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# Source Total Jitter Test

Test ID

1220001 - Total Jitter Test

Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of 10<sup>-9</sup> or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to 10<sup>-9</sup> BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All Voltage Levels supported
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	PRBS7

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device[s] (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Total Jitter Test".

DUT Definition Setup				
DUT Definition Setting				
Lane Setting	BitRate	Spread Spectrum Clocking		
I Lane	5.4 Gbps	C Disabled		
C 2 Lanes C 4 Lanes	🗹 2.7 Gbps	<ul> <li>C Enabled</li> <li></li></ul>		
	✓ 1.62 Gbps			
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level		
Level 0	Swing 0	✓ Pre-emphasis 0		
Level 1	🗹 Swing 1	Pre-emphasis 1		
🗆 Level 2	🗹 Swing 2	Pre-emphasis 2		
Level 3	☑ Swing 3	Pre-emphasis 3		
<< Back Next >> Close				


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Ider Tech MYDP-TPA:F       Fixture Type:         De-Embed Fixture       DisplayPort Fixture Setup.         Please select the Fixture Type       Please select the Fixture Type         Connection Type       Please select the Fixture Type         © Differential Probe       Description         © Single-Ended (A-B)       Description         No of Channels       Description         I Channel       I Channel	Fixture Type	Description	
Connection Type     Description     Connection Type     Description     Connection Type     Description     Connection Type:     There are two Differential connection     models that are supported:     No of Channels     Description     Number of Scope Channels:     Setting of number of scope channels:     setting of number of scope channels     need ob yProbe(s) or SMA cable(s)	der Tech MYDP-TPA-P 👻		Â
Differential Probe     Single-Ended (A-B)      No of Channels      I Channel      I Channel      Pobe(s) or SMA cable(s)      I Channel      I Channel	De-Embed Fixture	Please select the Fixture Type	-
Differential Probe     Single-Ended (A-B)      No of Channels      I Channel      I Channel      Pobe(s) or SMA cable(s)      I Channel      I Channel	Connection Type	Description	
Single-Ended (A-B)      No of Channels      I Channel      I	-	There are two Differential connection	Â
1 Channel         Image: Setting of number of scope channels         Image: Seting of number of scope channels         Image: Setting of	C Single-Ended (A-B)		Ŧ
1 Channel     Setting of number of scope channels needed by Probe(s) or SMA cable(s)	No of Channels	Description	
	1 Channel 💌	Setting of number of scope channels needed by Probe(s) or SMA cable(s)	

Differential Probe Channel Selection			
		Channel 1	·
Legend			
	<< Back	Finish	Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - d Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 5 Note the jitter component value from the EZJIT Plus/Complete Software.
- 6 Report the measurement results.

# PASS Condition

#### Table 94 Total Jitter at Internal and Compliance Points.

	Transmitter package pin	Transmitter Connector (TP2)
High-bit Rate (2.7 Gb/s per lane)		
Ар-р	0.294 UI	0.420 UI
Reduced-bit Rate (1.62 Gb/s per lane)		
Ар-р	0.180 UI	0.270 UI

UI is Unit Interval.

#### Test References

#### See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

#### Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Non-ISI Jitter Test

Test ID

1230001 – Non ISI Jitter Test

Test Overview

The objective of the test is to evaluate the amount of Non ISI jitter accompanying the data transmission.

The jitter is separated into each jitter components based on the Dual-Dirac Model:

 $TJ = DJ_{dd} + n^* RJ_{rms}$ 

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Non-ISI Jitter Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All Voltage Levels supported
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	PRBS7

Test Setup

1	After you select the options in the Test Specification and Test Selection area of the	e <b>Set Up</b> ta	b, click
	the Test Setup button. The Test Setup window displays.		
		8	

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type:	Device Type: DisplayPort compliance application defines three categories for the type
Differential Tests 🔻	of device(s). (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the <b>DUT Definition Setup</b> window, select options based on the settings defined in "Test Conditions
	for Non-ISI Jitter Test".

Lane Setting	Bit Rate	Spread Spectrum
⊙ 1 Lane	5.4 Gbps	Clocking O Disabled
<ul> <li>2 Lanes</li> <li>4 Lanes</li> </ul>	🗹 2.7 Gbps	⊂ Enabled ⊙ Both
	🗹 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	✓ Pre-emphasis 0
🗖 Level 1	✓ Swing 1	🔲 🗖 Pre-emphasis 1
🗖 Level 2	🔽 Swing 2	🗌 🗌 Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup		
Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	+
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	•
	<< Back Next >>	Close

Differential Probe Channel Selection			
		Channel 1	
Legend			
	<< Back	Finish Close	_

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 5 Note the jitter component value from the EZJIT Plus/Complete Software.
- 6 Calculate the Non ISI jitter using the following equation:

New JOL Paters at laters all and Ocean lines a Delate

- Non ISI Jitter = TJ ISI
- 7 Report the measurement results.

#### PASS Condition

Table 95	Non-ISI Jitter at Internal and Compliance Points.	
	Transmitter package pin	Transmitter Connector (TP2)
High-bit I	Rate (2.7 Gb/s per lane)	
A <sub>p-p</sub>	0.260 UI	0.276 UI
Reduced	bit Rate (1.62 Gb/s per lane)	
A <sub>p-p</sub>	0.160 UI	0.210 UI

UI is Unit Interval.

#### **Test References**

See:

T-LL OF

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.11
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

## Expected/Observable Results

The measured Non ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Non Pre-Emphasis Level Test

Test ID

For RBR and HBR:

- 1261001 Non Pre-Emphasis Level Test (Swing 1/Swing 0)
- 1262001 Non Pre-Emphasis Level Test (Swing 2/Swing 1)
- 1263001 Non Pre-Emphasis Level Test (Swing 3/Swing 2)

#### For HBR2:

- 1264101 Non Pre-Emphasis Level Test (Swing 2/Swing 0)
- 1262101 Non Pre-Emphasis Level Test (Swing 2/Swing 1)
- 1263101 Non Pre-Emphasis Level Test (Swing 3/Swing 2)

#### Test Overview

The objective of this test is to ensure that the system budget elements are obeyed and to ensure that the level settings are monotonic so that the sink relies on the source to incrementally increase upon request by the sink.

# Test Conditions for Non Pre-Emphasis Level Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	RBR, HBR – PRBS7 HBR2 – PLTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device[s] (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non Pre-Emphasis Level Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	✓ 5.4 Gbps	C Disabled
C 2 Lanes C 4 Lanes	☑ 2.7 Gbps	<ul> <li>○ Enabled</li> <li>③ Both</li> </ul>
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
☑ Level 0	Swing 0	Pre-emphasis 0
Level 1	🔽 Swing 1	🗌 🗖 Pre-emphasis 1
🗆 Level 2	🗹 Swing 2	🗌 🔲 Pre-emphasis 2
Level 3	☑ Swing 3	Pre-emphasis 3
BR2 Preferred Setting w	vith Cable HBR2F	Preferred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC2 0 💌 🛛 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	ŕ
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* •
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	*

Differential Probe Channel Selection			
		Channel 1	
Legend			
	<< Back	<b>Finish</b> Close	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 For Voltage Level A with no pre-emphasis level:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - *b* Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
    - iv Measure the data rate of the input signal.
  - *c* Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
    - V<sub>H</sub> 10111111
    - V<sub>L</sub> 1010000
    - ii For a given voltage level and pre-emphasis level 0 (non pre-emphasis level):
    - The transition voltage measurement, V<sub>T\_Lvl0\_H</sub> and V<sub>T\_Lvl0\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement, V<sub>N\_LVI0\_H</sub> is the average of the High voltage over three UI ending at the 50% point of the 6<sup>th</sup> bit of the seven successive transmitted ones of the pattern while V<sub>N\_LVI0\_L</sub> is the average of the Low voltage over two UI ending at the 50% point of the 4<sup>th</sup> bit of the four successive transmitted zeros of the pattern.




Figure 104 High Voltage measurement for RBR and HBR




Figure 105 Low Voltage measurement for RBR and HBR

- e For HBR2 using the test pattern PLTPAT:
  - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level 0 (non pre-emphasis level):
  - The transition voltage measurement, V<sub>T\_Lvl0\_H</sub> and V<sub>T\_Lvl0\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N\_L vl0\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N\_L vl0\_L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 106 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.

*j* Calculate the peak-to-peak value of the transition voltage using the equation:

$$V_{T_Lvl0_PP} = V_{T_Lvl0_H} - V_{T_Lvl0_L}$$

*k* Calculate the peak-to-peak value of the non-transition voltage using the equation:

$$V_{N_{LVI0_{PP}}} = V_{N_{LVI0_{H}}} - V_{N_{LVI0_{L}}}$$

- 2 Repeat Step 1 for Voltage Level B with no pre-emphasis level.
- 3 Calculate the non pre-emphasis level output voltage ratio using the equation:

Non Pre-Emphasis Level = 20 \* Log<sub>10</sub>[Voltage Level A V<sub>N Lvl0 PP</sub> / Voltage Level B V<sub>N Lvl0 PP</sub>]

4 Report the measurement results.

# PASS Condition

For each level setting testes, the following equation should be used:

Resultant = 20 \* Log<sub>10</sub>[Voltage<sub>Peak-Peak\_LevelA</sub> / Voltage<sub>Peak-Peak\_LevelB</sub>]

Measurement#	Voltage <sub>Peak-Peak_Level</sub> A	Voltage <sub>Peak-Peak_LevelB</sub>
RBR & HBR		
1	Level 1 (0 dB Pre-emphasis nominal)	Level 0 (0 dB Pre-emphasis nominal)
2	Level 2 (0 dB Pre-emphasis nominal)	Level 1 (0 dB Pre-emphasis nominal)
3*	Level 3 (0 dB Pre-emphasis nominal)	Level 2 (0 dB Pre-emphasis nominal)
HBR2		
4	Level 2 (0 dB Pre-emphasis nominal)	Level 0 (0 dB Pre-emphasis nominal)
5	Level 2 (0 dB Pre-emphasis nominal)	Level 1 (0 dB Pre-emphasis nominal)
6*	Level 3 (0 dB Pre-emphasis nominal)	Level 2 (0 dB Pre-emphasis nominal)

Table 96	Compared Levels
Tuble 50	oomparca Levels

The resultants specifications are as identified below:

Measurement 1: 0.8 dB  $\leq$  Resultant  $\leq$  6.0 dB

Measurement 2: 0.1 dB  $\leq$  Resultant  $\leq$  5.1 dB

Measurement 3: 0.8 dB  $\leq$  Resultant  $\leq$  6.0 dB

Measurement 4: 5.2 dB  $\leq$  Resultant  $\leq$  6.9 dB

Measurement 5: 1.6 dB  $\leq$  Resultant  $\leq$  3.5 dB

Measurement 6: 1 dB  $\leq$  Resultant  $\leq$  4.4 dB

TP2 (TX External Connector - Normative)								
Symbol	Parameter	Min	Nom	Мах	Unit	Comments		
V <sub>TX-OUTPUT-RATIO_RBR_HBR</sub>	Ratio of Output Voltage Level 1/Level 0	0.8	-	6.0	dB	Measured on non-transition bits at Pre-emphasis level O setting		
	Ratio of Output Voltage Level 2/Level 1	0.1	-	5.1	dB			
	Ratio of Output Voltage Level 3/Level 2	0.8	-	6.0	dB			
V <sub>TX-OUTPUT-RATIO_HBR2</sub>	Ratio of Output Voltage Level 2/Level 0	5.2	-	6.9	dB	Measured on non-transition bits at Pre-emphasis level 0 setting		
	Ratio of Output Voltage Level 2/Level 1	1.6	-	3.5	dB			
	Ratio of Output Voltage Level 3/Level 2	1	-	4.4	dB			

#### Table 97 DisplayPort Main Link Transmitter TP2 Parameters

# Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

Expected/Observable Results

The measured output voltage level ratio of the non pre-emphasis level test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Source Pre-Emphasis Level Differential Tests

Test ID

For RBR and HBR:

• 1270001 – Pre-Emphasis Level Test

For HBR2:

• 1270501 – Pre-Emphasis Level Test

Test Overview

The objective of this test is to evaluate the effect of pre-emphasis of the source waveform by measuring the peak differential amplitude to assure accuracy of the pre-emphasis settings.

Test Conditions for Pre-Emphasis Level Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	Level O
Test Lane	Lane 0
Test Pattern	RBR, HBR – PRBS7 HBR2 – PLTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID
Device Type: Source Test Type: Differential Tests

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Pre-Emphasis Level Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	✓ 5.4 Gbps	C Disabled
C 2 Lanes C 4 Lanes	🗹 2.7 Gbps	C Enabled
	1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
☑ Level 0	☑ Swing 0	✓ Pre-emphasis 0
🗆 Level 1	💌 Swing 1	Pre-emphasis 1
🗖 Level 2	🗹 Swing 2	Pre-emphasis 2
Level 3	🔽 Swing 3	Pre-emphasis 3
IBR2 Preferred Setting w	ith Cable HBR2P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/ I	PC20 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	ŕ
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	- -
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* •

Differential Probe Channel Selection			
		Channel 1	·
Legend			
	<< Back	Finish	Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 For a given Voltage Level and a Pre-Emphasis Level X:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - b Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
    - iv Measure the data rate of the input signal.
  - c Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
    - V<sub>H</sub> 10111111
    - V<sub>L</sub> 1010000
    - ii For a given voltage level and pre-emphasis level (LvIX):
    - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement, V<sub>N\_LVIX\_H</sub> is the average of the High voltage over three UI ending at the 50% point of the  $6^{th}$  bit of the seven successive transmitted ones of the pattern while V<sub>N\_LVIX\_L</sub> is the average of the Low voltage over two UI ending at the 50% point of the  $4^{th}$  bit of the four successive transmitted zeros of the pattern.




Figure 107 High Voltage measurement for RBR and HBR




Figure 108 Low Voltage measurement for RBR and HBR

- e For HBR2 using the test pattern PLTPAT:
  - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level (LvlX):
  - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N\_LvIX\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N\_LvIX\_L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 109 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.

*j* Calculate the peak-to-peak value of the transition voltage using the equation:

$$V_{T_LvIX_PP} = V_{T_LvIX_H} - V_{T_LvIX_L}$$

*k* Calculate the peak-to-peak value of the non-transition voltage using the equation:

$$V_{N LVIX PP} = V_{N LVIX H} - V_{N LVIX L}$$

*l* Calculate the pre-emphasis level using the equation:

 $Pre-Emphasis_{LvIX} = 20 * Log_{10}[V_{T_LvIX_PP} / V_{N_LvIX_PP}]$ 

- 2 For Pre-Emphasis Level 0 (no pre-emphasis level), the result for Pre-Emphasis<sub>Lvl0</sub> is compared with the maximum pre-emphasis disabled limit.
- 3 Repeat Step 1 for the next Pre-Emphasis level and for each Pre-Emphasis levels, compare the pre-emphasis delta with the pre-emphasis delta limits.
- 4 Calculate the pre-emphasis delta using the equation:
  - Pre-Emphasis Delta (Level 1 vs Level 0) = Pre-Emphasis<sub>Lvl1</sub> Pre-Emphasis<sub>Lvl0</sub>
  - Pre-Emphasis Delta (Level 2 vs Level 1) = Pre-Emphasis<sub>Lvl2</sub> Pre-Emphasis<sub>Lvl1</sub>
  - Pre-Emphasis Delta (Level 3 vs Level 2) = Pre-Emphasis<sub>1 v13</sub> Pre-Emphasis<sub>1 v13</sub>
- 5 Report the measurement results.

#### PASS Condition

Pre-emphasis values for the Level 0 (OFF) state (Normative)

Level 0 (OFF) Pre-emphasis measurement:

Resultant =  $20 * Log [Voltage_T Lvl0 PP / Voltage_N Lvl0 PP]$  for all supported levels.

Level 0 (OFF) Pre-emphasis Measurement condition: +0.25 dB ≥ Resultant

Pre-emphasis Delta values for:

- a Level 1 vs. Level 0 Pre-emphasis settings (NORMATIVE)
- *b* Level 2 vs. Level 1 Pre-emphasis settings (NORMATIVE)
- c Level 3 vs. Level 2 Pre-emphasis settings (NORMATIVE)

Pre-emphasis Delta measurements:

• Level 1 vs. Level 0

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20 * \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl1\_PP} \mbox{/ Voltage}_{N\_Lvl0\_PP} \right] - 20 * \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl0\_PP} \mbox{/ Voltage}_{N\_Lvl0\_PP} \right] \\ \mbox{Voltage}_{N\_Lvl0\_PP} \left[ \mbox{for Voltage} \mbox{Swing Levels 0, 1 and 2.} \right] \end{array}$ 

• Level 2 vs. Level 1

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20* Log \left[ \mbox{Voltage}_{T\_Lvl2\_PP} / \mbox{Voltage}_{N\_Lvl2\_PP} \right] - 20* Log \left[ \mbox{Voltage}_{T\_Lvl1\_PP} / \mbox{Voltage}_{N\_Lvl1\_PP} \right] \\ \mbox{Voltage} \left[ \mbox{Voltage}_{N\_Lvl1\_PP} \right] \mbox{for Voltage} \\ \mbox{Swing Levels 0 and 1.} \end{array}$ 

• Level 3 vs. Level 2

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20* \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl3\_PP} / \mbox{Voltage}_{N\_Lvl3\_PP} \right] - 20* \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl3\_PP} / \mbox{Voltage}_{N\_Lvl2\_PP} \right] \\ \mbox{Voltage}_{N\_Lvl2\_PP} \left[ \mbox{for Voltage} \mbox{Swing Level 0, if supported.} \right] \end{array}$ 

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
V <sub>TX-PREEMP-OFF</sub>	Maximum Pre-emphasis when disabled	-	-	0.25	dB	Pre-emphasis Level 0 setting must not show any pre-emphasis at TP2 to prevent link training issues.
V <sub>TX-PREEMP-DELTA</sub>	Delta of Pre-emphasis Level 1 vs. Level 0	2	-	-	dB	Applies to all valid voltage
	Delta of Pre-emphasis Level 2 vs. Level 1	1.6	-	-	dB	<ul> <li>settings. Measured at</li> <li>Pre-emphasis Post Cursor2</li> <li>Level 0.</li> </ul>
	Delta of Pre-emphasis Level 3 vs. Level 2	1.6	-	-	dB	<ul> <li>Support for Pre-emphasis Level 3 is optional.</li> </ul>

### Table 98 DisplayPort Main Link Transmitter TP2 Parameters

#### Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

### Expected/Observable Results

The measured pre-emphasis level or pre-emphasis delta for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

### Source Non Transition Voltage Range Measurement Test

Test ID

For RBR and HBR:

- 1272001 Non-Transition Voltage Range Measurement (Swing 0)
- 1273001 Non-Transition Voltage Range Measurement (Swing 1)
- 1274001 Non-Transition Voltage Range Measurement (Swing 2)

### For HBR2:

- 1272101 Non-Transition Voltage Range Measurement (Swing 0)
- 1273101 Non-Transition Voltage Range Measurement (Swing 1)
- 1274101 Non-Transition Voltage Range Measurement (Swing 2)

#### Test Overview

The objective of this test is to evaluate the effect of pre-emphasis of the source waveform by measuring the peak differential amplitude to assure accuracy of the pre-emphasis settings. Comparisons are also made for the Level 0 transition state as well as non-transition levels.

Test Conditions for Non Transition Voltage Range Measurement Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	RBR, HBR – PRBS7 HBR2 – PLTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

)UT Definition Setting		
Lane Setting	BitRate	Spread Spectrum Clocking
I Lane	✓ 5.4 Gbps	C Disabled
C 2 Lanes C 4 Lanes	🗹 2.7 Gbps	<ul> <li>○ Enabled</li> <li>● Both</li> </ul>
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	Pre-emphasis 0
🗖 Level 1	Swing 1	Pre-emphasis 1
🗖 Level 2	Swing 2	Pre-emphasis 2
Level 3	🔽 Swing 3	Pre-emphasis 3

Swing 2/ Pre-emphasis 0/ PC2 0 💌

Next >>

Close

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non Transition Voltage Range Measurement Test".

4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

<< Back


Swing 2/ Pre-emphasis 0/ PC2 0 💌

Test Connection Setup		
Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	•
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	
	<< Back Next >>	Close

Differential Probe Channel Selection		Lane 0
Legend		Channel 1 •
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 For a given Voltage Level, repeat the following steps for all pre-emphasis levels subjected to constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - *b* Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
    - iv Measure the data rate of the input signal.
  - c Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
    - V<sub>H</sub> 10111111
    - V<sub>L</sub> 1010000
    - ii For a given voltage level and pre-emphasis level (LvIX):
    - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement,  $V_{N\_LvIX\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 6<sup>th</sup> bit of the seven successive transmitted ones of the pattern while  $V_{N\_LvIX\_L}$  is the average of the Low voltage over two UI ending at the 50% point of the 4<sup>th</sup> bit of the four successive transmitted zeros of the pattern.





Figure 110 High Voltage measurement for RBR and HBR





- e For HBR2 using the test pattern PLTPAT:
  - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level (LvlX):
  - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N\_LvIX\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N\_LvIX\_L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 112 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.
- *j* Calculate the peak-to-peak value of the transition voltage using the equation:

### $V_{T_LvlX_PP} = V_{T_LvlX_H} - V_{T_LvlX_L}$

*k* Calculate the peak-to-peak value of the non-transition voltage using the equation:

$$V_{N_{LVIX_{PP}}} = V_{N_{LVIX_{H}}} - V_{N_{LVIX_{L}}}$$

2 Calculate the non transition voltage range using the equation:

Non Transition Voltage Range = Minimum  $[(V_N LVIX PP) / (V_N LVIO PP)]$ 

where,  $V_{N\_LvIX\_PP}$ ) refers to all supported pre-emphasis levels (Level1, Level2, Level3 and so on up to Level X).

3 Report the measurement results.

#### PASS Condition

Non-Transition Voltage Range Measurements

For Level 2 voltage setting: Resultant  $\geq$  0.708 OR 20\*log(Resultant) > -3dB

For Level 1 voltage setting: Resultant  $\geq$  0.708 OR 20\*log(Resultant) > -3dB

For Level 0 voltage setting: Resultant  $\geq$  0.85 OR 20\*log(Resultant) > -1.4dB

#### Table 99 DisplayPort Main Link Transmitter TP2 Parameters

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Мах	Unit	Comments
V <sub>TX-DIFF_REDUCTION</sub>	Non-transition reduction Output Voltage Level 2	-	-	3	dB	V <sub>TX-DIFF</sub> at each non-zero nominal pre-emphasis level must not be lower than the specified amount less than
	Non-transition reduction Output Voltage Level 1	-	-	3	dB	
	Non-transition reduction Output Voltage Level O	-	-	1.4	dB	<ul> <li>V<sub>TX-DIFF</sub> at the zero nominal pre-emphasis level.</li> </ul>

#### Test References

#### See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

#### Expected/Observable Results

The measured output voltage level reduction of the non transition bit for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Source Peak to Peak Voltage Test

Test ID

For RBR and HBR:

• 1266001 – Peak to Peak Voltage Test

For HBR2:

• 1266101 – Peak to Peak Voltage Test

Test Overview

The objective of this test is to evaluate the maximum differential peak to peak voltage.

Test Conditions for Peak to Peak Voltage Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	RBR, HBR – PRBS7 HBR2 – PLTPAT

Test Setup

1	After you select the options in the Test Specification and Test Selection area of the	e <b>Set Up</b> ta	b, click
	the Test Setup button. The Test Setup window displays.		
		8	

Project ID	
Device Type:         Description           Source	
DisplayPort compliance applicati       Test Type:       Differential Tests	nn Ipe

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Peak to Peak Voltage Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	✓ 5.4 Gbps	C Disabled
<ul> <li>2 Lanes</li> <li>4 Lanes</li> </ul>	🗹 2.7 Gbps	<ul> <li>⊂ Enabled</li> <li>⊙ Both</li> </ul>
	🗹 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🔽 Level 0	🗹 Swing 0	Pre-emphasis 0
🗆 Level 1	🔽 Swing 1	Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	🗹 Swing 3	Pre-emphasis 3
BR2 Preferred Setting w	ith Cable HBR2 F	Preferred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC2 0 💌 🛛 Swing	3 2/ Pre-emphasis 0/ PC2 0 💌
	,	


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	ŕ
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	,
1 Channel	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* 

Differential Probe Channel Selection		
		Channel 1 +
Legend		
	<< Back	<b>Finish</b> Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Measure the maximum and minimum voltage of the input signal.
- 4 Calculate the peak to peak voltage using the equation:
  - Peak to Peak Voltage = Maximum Voltage Minimum Voltage
- 5 Report the measurement results.

#### PASS Condition

For all Data Rates:

Maximum Differential Peak to Peak Voltage  $\leq$  1.38V

#### Table 100 DisplayPort Main Link Transmitter TP2 Parameters

	TP2 (TX Exter	nal Connec	ctor - Norm	native)		
Symbol	Parameter	Min	Nom	Max	Unit	Comments
V <sub>TX-DIFFp-p_MAX</sub>	Max Output Voltage Level	-	-	1.38	V	For all Output Level and Pre-emphasis combinations.

#### Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

#### Expected/Observable Results

The measured peak to peak voltage for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Source Main Link Frequency Compliance Test

Test ID

12193001 – Main Link Frequency Compliance

Test Overview

The objective of this test is to ensure that the average data rate under all conditions does not exceed the minimum and maximum values as set by the VESA DisplayPort 1.2a Standard.

Test Conditions for Main Link Frequency Compliance Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID
Device Type: Source Test Type: Differential Tests

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Main Link Frequency Compliance Test"

		Spread Spectrum Clocking
I Lane	✓ 5.4 Gbps	C Disabled
C 2 Lanes C 4 Lanes	💌 2.7 Gbps	⊂ Enabled ⊙ Both
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
🗹 Level 0	Swing 0	Pre-emphasis 0
Level 1	🗖 Swing 1	🗌 🔲 Pre-emphasis 1
Level 2	💌 Swing 2	Pre-emphasis 2
Level 3	🗖 Swing 3	Pre-emphasis 3
BR2 Preferred Setting	with Cable HBR2P	referred Setting with No Cal
Swing 2/ Pre-emphasis 0/	/PC20 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Image: Section 1       Image: Section 1         Image: Section 2       Image: Section 1         Image: Section 2       Image: Section 2         Image: Section 2	Fixture Type	Description	
Connection Type     Description       © Differential Probe     Connection Type: There are two Differential connection models that are supported.       No of Channels     Description       Number of Scope Channels: Setting of number of scope channels: needed by Probe(s) or SMA cable(s)	lder Tech MYDP-TPA-P 👻		-
Differential Probe     Single-Ended (A-B)      No of Channels     I Channel     I Channel     Setting of number of Scope Channels:     Setting of number of	De-Embed Fixture	Please select the Fixture Type	-
Differential Probe     Differential connection     models that are supported:     No of Channels     Number of Scope Channels:     Setting of number of scope Channels:     Setting of number of scope Channels:     needed by Probe(s) or SMA cable(s)	Connection Type	Description	
No of Channels         Description           1 Channel         Number of Scope Channels: Setting of number of scope channels: needed by Probe(s) or SMA cable(s)	_	There are two Differential connection	
1 Channel Setting of number of scope channels needed by Probe(s) or SMA cable(s)	No of Channels	Description	
	1 Channel 💌	Setting of number of scope channels needed by Probe(s) or SMA cable(s)	+

Differential Probe Channel Selection		Lane 0
Legend		Channel 1 •
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - *b* Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to filter the unit interval measurement trend with 3dB corner frequency of 1.98 MHz.
- 5 Set up the parameters for the verification of the existence of SSC in the input signal.
  - a Create FUNC2 signal, which is the magnify signal of the unit interval measurement trend.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the maximum and the minimum measurement levels for the FUNC2 magnified unit interval measurement trend.
  - *d* Set up two frequency measurement levels for the FUNC2 magnified unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - *e* For SSC Enabled Test condition, check the measured frequency to verify the existence of SSC in the input signal.
- 6 Clear all measurements.
- 7 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 8 Set up the parameters for the unit interval and data rate measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up the data rate or clock recovery rate (CDR rate) for the input signal.
  - f Acquire the signal for 10 SSC Cycles.
  - g Get the mean value for the data rate measurement.

- 9 For the test condition "SSC Enabled", set up the parameter of the SSC measurement:
  - a Set up the memory depth and time-base to display one complete SSC cycle based on the measured SSC modulation frequency in Step 5.
  - *b* Acquire the signal with one complete SSC cycle.
  - c Get the minimum of FUNC2 filtered unit interval measurement trend to calculate the maximum data rate:

Maximum Data Rate = 1 / (Minimum Unit Interval)

*d* Get the maximum of FUNC2 filtered unit interval measurement trend to calculate the minimum data rate:

Minimum Data Rate = 1 / (Maximum Unit Interval)

- e Repeat steps b, c and d until you acquire 10 SSC Cycles.
- *f* Calculate the mean value for the maximum and minimum data rates.
- 10 Report the measurement results.

### PASS Condition

Maximum Data Rate (Frequency Max<sub>ppm</sub>) ≤ 300 ppm

Minimum Data Rate (Frequency  $Min_{ppm}$ )  $\geq$  -5300 ppm

#### Table 101 DisplayPort Main Link Transmitter TP2 Parameters

		TP2 (TX Exte	rnal Connecto	r - Normative)		
Symbol	Parameter	Min	Nom	Max	Unit	Comments
f <sub>HBR2</sub>	Frequency for High Bit Rate 2	5.37138	5.4	5.40162	Gbps	Frequency high limit =
f <sub>HBR</sub>	Frequency for High Bit Rate	2.68569	2.7	2.70081	Gbps	+300ppm Frequency low limit =
f <sub>RBR</sub>	Frequency for Reduced Bit Rate	1.611414	1.62	1.620486	Gbps	-5300ppm

#### **Test References**

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.14
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-16

Expected/Observable Results

The measured data rate for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Spread Spectrum Clocking (SSC) Modulation Frequency Test

Test ID

12170001 - SSC Modulation Frequency Test

Test Overview

The objective of this test is to evaluate the frequency of the SSC modulation and to validate that the frequency is within specification limits. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles. Calculate the SSC modulation frequency from the average of the measured SSC modulation frequency for each cycle.

Test Conditions for SSC Modulation Frequency Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR or HBR2)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for SSC Modulation Frequency Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	✓ 5.4 Gbps	C Disabled
C 2 Lanes C 4 Lanes	🗖 2.7 Gbps	<ul> <li>Enabled</li> <li>Both</li> </ul>
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	🗖 Swing 0	Pre-emphasis 0
Level 1	🔲 🗖 Swing 1	🗌 🔲 🗖 Pre-emphasis 1
Level 2	🔽 Swing 2	🔲 🔲 Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
IBR2 Preferred Setting w	vith Cable HBR2P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC20 🔻 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup		
· · · · · · · · · · · · · · · · · · ·		
Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
Differential Probe	Connection Type: There are two Differential connection models that are supported	
C Single-Ended (A-B)		-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

Differential Probe Channel Selection		
		Channel 1 -
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 5 Set up the parameters for the frequency measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up two frequency measurements for the FUNC2 filtered unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - f Get the frequency measurement of the FUNC2 filtered unit interval measurement trend.
  - g Acquire the signal for 10 SSC Cycles.
- 6 Get the mean value for the SSC Modulation frequency.
- 7 Report the measurement results.

#### PASS Condition

30kHz  $\leq$  SSC Modulation Frequency (f<sub>SSC</sub>)  $\leq$  33kHz

#### Table 102 DisplayPort Main Link Transmitter TP2 Parameters

	TP2 (TX Extern	al Connec	tor - Norn:	native)		
Symbol	Parameter	Min	Nom	Мах	Unit	Comments
Down_Spread_Frequency	Link clock down-spreading frequency	30	-	33	kHz	Range: 30kHz ~ 33kHz when down-spread enabled

#### Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.15
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-16

Expected/Observable Results

The measured SSC modulation frequency for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Spread Spectrum Clocking (SSC) Modulation Deviation Test

Test ID

12180001 - SSC Modulation Deviation Test

Test Overview

The objective of this test is to evaluate the range of SSC down-spreading of the transmitter signal in ppm and to validate that the values are within specification limits. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles. For each cycle, the minimum and maximum data rate is evaluated. Calculate the SSC modulation deviation from the average of the maximum minus the average of the minimum using the equation:

SSC Modulation Deviation = {[Average (Maximum Data Rate) - Average (Minimum Data Rate)] / Nominal Data Rate}\*1e6

Test Conditions for SSC Modulation Deviation Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR or HBR2)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s). (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for SSC Modulation Deviation Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	✓ 5.4 Gbps	C Disabled
© 2 Lanes © 4 Lanes	🗌 2.7 Gbps	Image: O Enabled ■ Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
☑ Level 0	Swing 0	Pre-emphasis 0
🗆 Level 1	🗖 Swing 1	🗌 🔲 Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	📄 🔲 Pre-emphasis 2
Level 3	🗖 Swing 3	Pre-emphasis 3
BR2 Preferred Setting	with Cable HBR2 Pro	eferred Setting with No Cal
	/ PC2 0 🔻 Swing 2	/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	^ 
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* •

Differential Probe Channel Selection	Lane 0
Leaend	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - *b* Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to filter the unit interval measurement trend with 3dB corner frequency of 1.98 MHz.
- 5 Set up the parameters for the verification of the existence of SSC in the input signal.
  - *a* Create FUNC2 signal, which is the magnify signal of the unit interval measurement trend.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the maximum and minimum measurements for the FUNC2 magnified unit interval measurement trend.
  - *d* Set up two frequency measurements for the FUNC2 magnified unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - e Check the measured frequency to verify the existence of SSC in the input signal.
- 6 Clear all measurements.
- 7 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point for three points to filter the unit interval measurement trend.
- 8 Set up the parameters for the unit interval and data rate measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 filtered unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurements for the FUNC2 filtered unit interval measurement trend.
  - e Set up the data rate or clock recovery rate (CDR rate) for the input signal.
  - f Acquire the signal for 10 SSC Cycles.
  - g Get the mean value for the data rate measurement.

- 9 Set up the parameters for SSC measurement.
  - a Set up memory depth and time-base to display one complete SSC Cycle based on the measured SSC modulation frequency in step 5.
  - b Acquire the signal with one complete SSC Cycle.
  - c Get the minimum of the FUNC2 filtered unit interval measurement trend to calculate the maximum data rate:

Maximum Data Rate = 1/Minimum Unit Interval

*d* Get the maximum of the FUNC2 filtered unit interval measurement trend to calculate the minimum data rate:

Minimum Data Rate = 1/Maximum Unit Interval

- e Repeat step b,c and d until you acquire 10 SSC Cycles.
- *f* Calculate the mean value for the maximum and minimum data rate.
- 10 Calculate the SSC Modulation Deviation using the equation:

SSC Modulation Deviation = (Maximum Data Rate - Minimum Data Rate) / (Nominal Data Rate) \* 1E6

11 Report the measurement results.

PASS Condition

-5000ppm ≤ SSC Modulation Deviation (Resultant<sub>SSC Range</sub>) ≤ 0ppm

#### Table 103 DisplayPort Main Link Transmitter System Parameters

Symbol	Parameter	Min	Nom	Мах	Unit	Comments
Down_Spread_Amplitude	Link clock down-spreading	0	-	0.5	%	Range: 0% ~ 0.5% when down-spread enabled

#### Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.16
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-16

#### Expected/Observable Results

The measured SSC modulation deviation for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative)

Test ID

## 12200001 – SSC Deviation HF Variation Test (Informative)

Test Overview

The objective of this test is to verify that the SSC profile does not include any frequency deviation that may exceed 1250 ppm/ $\mu$ sec. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles.

Test Conditions for SSC Deviation HF Variation Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR or HBR2)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level O
Post-Cursor2 Level	Level O
Test Lane	Lane O
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the <b>DUT Definition Setup</b> window, select options based on the settings defined in "Test Conditions
	for SSC Deviation HF Variation Test (Informative)".

I Lane       I       5.4 Gbps       □ Disabled         2 Lanes       2.7 Gbps       □ Disabled       Image: Enabled         4 Lanes       1.62 Gbps       □ Both         Image: Enabled       Image: Enabled       Image: Enabled       Image: Enabled         Image: Enabled       <			Clocking
Image: Construction of the section	⊙ 1 Lane	✓ 5.4 Gbps	¬
Post Cursor 2 Level       Voltage Swing         Image: Level 0       Swing 0         Level 1       Swing 1         Level 2       Swing 2         Level 3       Swing 3		🗌 2.7 Gbps	
✓ Level 0       Swing 0         △ Level 1       Swing 1         △ Level 2       ✓ Swing 2         △ Level 3       ✓ Pre-emphasis 2         BR2 Preferred Setting with Cable       HBR2 Preferred Setting with No Ca		🗌 1.62 Gbps	
□       Level 1       □       Swing 1       □       Pre-emphasis 1         □       Level 2       □       Swing 2       □       Pre-emphasis 2         □       Level 3       □       Swing 3       □       Pre-emphasis 3         BR2Preferred Setting with Cable       HBR2Preferred Setting with No Ca	Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
Level 2       Swing 2       Pre-emphasis 2         Level 3       Swing 3       Pre-emphasis 3         BR2Preferred Setting with Cable       HBR2Preferred Setting with No Case	☑ Level 0	Swing 0	✓ Pre-emphasis 0
Image: Development of the sector of the s	🗆 Level 1	🔲 Swing 1	📔 🔲 🗖 Pre-emphasis 1
BR2 Preferred Setting with Cable HBR2 Preferred Setting with No Ca	🗆 Level 2	🔽 Swing 2	📔 🔲 🗖 Pre-emphasis 2
	Level 3	🗆 Swing 3	Pre-emphasis 3
Swing 2/ Pre-emphasis 0/ PC2 0 💌 Swing 2/ Pre-emphasis 0/ PC2 0 💌	BR2 Preferred Setting wi	th Cable HBR2P	referred Setting with No Cal
	Swing 2/ Pre-emphasis 0/ P	C20 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup		
· · · · · · · · · · · · · · · · · · ·		
Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
Differential Probe	Connection Type: There are two Differential connection models that are supported	
C Single-Ended (A-B)		-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

Differential Probe Channel Selection		Lane 0
Legend		Channel 1 •
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 5 Set up the parameters for the frequency measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up two frequency measurements for the FUNC2 filtered unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - f Get the frequency measurement of the FUNC2 filtered unit interval measurement trend.
- 6 Set up the parameters for the SSC measurement.
  - a Set up memory depth and time-base to display one complete SSC cycle using the measured SSC Modulation Frequency in Step 5.
  - b Acquire the signal with one complete SSC Cycles.
  - c Read the FUNC2 filtered unit interval measurement trend.
  - *d* Compute the slope using the "Sliding Window" with 1.00 µsec window width. Calculate the slope using the equation:

Slope =  $[f(t) - f(t-1.00 \ \mu sec)/1.00 \ \mu sec]$ 

- e Repeat step b, c and d until you acquire 10 SSC Cycles.
- f Get the maximum value for the computed value of slope.
- 7 Report the measurement results.

#### PASS Condition

SSC<sub>t</sub> dF/dt < 1250ppm/μsec</li>

Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.17

Expected/Observable Results

The measured SSC deviation high frequency variation for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Post-Cursor 2 Verification Test (Informative)

Test ID

1279001 – Post Cursor 2 Verification Test - Level 1/Level 0 (Informative)
1279101 – Post Cursor 2 Verification Test - Level 2/Level 1 (Informative)
1279201 – Post Cursor 2 Verification Test - Level 3/Level 2 (Informative)

#### Test Overview

The objective of this test is to evaluate the effect of adding Post-Cursor 2 of the source waveform by measuring the peak differential amplitude to assure accuracy of the Post-Cursor 2 settings.

Test Conditions for Post-Cursor 2 Verification Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	HBR2
SSC	Both SSC conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels supported subject to constraints in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	All Post-Cursor 2 levels supported
Test Lane	Lane O
Test Pattern	РСТРАТ

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device[s] (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Post-Cursor 2 Verification Test (Informative)".

Lane Setting	Bit Rate	Spread Spectrum Clocking
⊙ 1 Lane	✓ 5.4 Gbps	C Disabled
2 Lanes 4 Lanes	🗖 2.7 Gbps	C Enabled © Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
☑ Level 0	Swing 0	Pre-emphasis 0
✓ Level 1	🔽 Swing 1	Pre-emphasis 1
☑ Level 2	🔽 Swing 2	Pre-emphasis 2
☑ Level 3	🗹 Swing 3	Pre-emphasis 3
BR2 Preferred Setting w	ith Cable HBR2 Pr	eferred Setting with No Ca
Swing 2/ Pre-emphasis 0/ F	PC20 👻 Swing 2	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	ŕ
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	- -
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* •

Differential Probe Channel Selection			
		Channel 1	·
Legend			
	<< Back	Finish	Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 For a given Voltage Level, Pre-Emphasis Level and Post-Cursor 2 Level X:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - b Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
    - iv Measure the data rate of the input signal.
  - c Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* Pattern fold the input signal based on the qualifying pattern 00101010 for the measurement of voltage  $V_{T1010_{PC2_{LvIX_{PP}}}$  in the test pattern PLTPAT.
  - *e* Set up the vertical waveform histogram on the input signal at the points specified below to measure the High voltage V<sub>T1010\_PC2\_LvIX\_H</sub> and Low Voltage V<sub>T1010\_PC2\_LvIX\_L</sub>.
    - i  $V_{T1010\_PC2\_LvIX\_H}$  is the average value over the 40% to 70% UI points in the fifth relevant bit (1s bit) in the 1010 portion of the qualifying pattern.
    - ii V<sub>T1010\_PC2\_LvIX\_L</sub> is the average value over the 40% to 70% UI points in the sixth relevant bit (0s bit) in the 1010 portion of the qualifying pattern.
  - f Calculate the peak-to-peak voltage V<sub>T1010 PC2 LvIX PP</sub> using the equation:

V<sub>T1010\_PC2\_LvIX\_PP</sub> = V<sub>T1010\_PC2\_LvIX\_H</sub> - V<sub>T1010\_PC2\_LvIX\_L</sub>

- g~ Pattern fold the input signal based on the qualifying pattern 00011001100 for the measurement of voltage V\_{T1100~PC2~LvIX~PP} in the test pattern PLTPAT.
- *h* Set up the vertical waveform histogram on the input signal at the points specified below to measure the High voltage V<sub>T1100 PC2 LvIX H</sub> and Low Voltage V<sub>T1100 PC2 LvIX\_L</sub>.
  - i V<sub>T1100\_PC2\_LvIX\_H</sub> is the average value over the 40% to 70% UI points in the fifth relevant bit (1s bit) in the 1100 portion of the qualifying pattern.
  - ii  $V_{T1100\_PC2\_LvIX\_L}$  is the average value over the 40% to 70% UI points in the sixth relevant bit (0s bit) in the 1100 portion of the qualifying pattern.
- *i* Calculate the peak-to-peak voltage V<sub>T1100 PC2 LvIX PP</sub> using the equation:

 $V_{T1100_{PC2_{LvlX_{PP}}} = V_{T1100_{PC2_{LvlX_{H}}} - V_{T1100_{PC2_{LvlX_{L}}}}$ 

*j* Calculate the Post-Cursor 2 ratio using the equation:

Post-Cursor 2 Ratio<sub>LvIX</sub> =  $V_{T1100_PC2_LvIX_PP} / V_{T1010_PC2_LvIX_PP}$ 

- 2 Compare the pre-emphasis delta of Post-Cursor 2 Level with the limits by repeating Step 1 with another Post-Cursor2 Level.
- 3 Calculate the pre-emphasis delta of Post-Cursor 2 Level using the equation:

Post-Cursor 2 Delta (Level 1 vs Level 0) = 20 \*  $Log_{10}$ [Post-Cursor 2 Ratio<sub>Lvl1</sub> / Post-Cursor 2 Ratio<sub>Lvl0</sub>]

Post-Cursor 2 Delta (Level 2 vs Level 1) =  $20 * Log_{10}$ [Post-Cursor 2 Ratio<sub>Lvl2</sub> / Post-Cursor 2 Ratio<sub>Lvl2</sub>]

Post-Cursor 2 Delta (Level 3 vs Level 2) = 20 \* Log<sub>10</sub>[Post-Cursor 2 Ratio<sub>Lvl3</sub> / Post-Cursor 2 Ratio<sub>Lvl2</sub>] 4 Report the measurement results.

#### PASS Condition

Post Cursor 2 Verification Measurements

For Level 1 vs. Level 0 Pre-emphasis Post Cursor 2 settings: Resultant<sub>Lvl0\_to\_Lvl1</sub> < -0.45 dB For Level 2 vs. Level 1 Pre-emphasis Post Cursor 2 settings: Resultant<sub>Lvl1\_to\_Lvl2</sub> < -0.5 dB For Level 3 vs. Level 2 Pre-emphasis Post Cursor 2 settings: Resultant<sub>Lvl2</sub> to Lvl3 < -0.6 dB

## Table 104 DisplayPort Main Link Transmitter TP2 Parameters

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
	Delta of Pre-emphasis Post Cursor2 Level 1 vs. Level 0	-0.45	-	-	dB	Measured on 2nd TBIT at Pre-emphasis Level 0
V <sub>TX-PREEMP_POST2</sub> -Delta	Delta of Pre-emphasis Post Cursor2 Level 2 vs. Level 1	-0.5	-	-	dB	Support for Pre-emphasis Post Cursor2 is optional
	Delta of Pre-emphasis Post Cursor2 Level 3 vs. Level 2	-0.6	-	-	dB	

Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2a, Section 3.3.2
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

Expected/Observable Results

The measured pre-emphasis delta of Post-Cursor 2 for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Eye Diagram Test (TP3\_EQ)

Test ID

#### For HBR

- 1211001 Eye Diagram Test (TP3\_EQ)
- 1211011 Eye Diagram Test with No Cable Model (TP3\_EQ)

## For HBR2

- 1215001 Eye Diagram Test (TP3\_EQ)
- 1215011 Eye Diagram Test with No Cable Model (TP3\_EQ)

## Test Overview

The objective of this test is to evaluate the waveform, ensuring that the timing variables and amplitude trajectories support the overall DP system objectives of the Bit Error Rate in data transmission.

Test Conditions for Eye Diagram Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR (Informative) and HBR2
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	HBR – Level 2 HBR2 – Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	HBR – Level 0 HBR2 – Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	HBR – Level 0 HBR2 – Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	Lane 0
Test Pattern	HBR-PRBS7 HBR2-HBR2CPAT
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type:	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
Differential Tests 🛛 💌	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Eye Diagram Test (TP3\_EQ)".

Lane Setting	Bit Rate	Spread Spectrum Clocking			
I Lane	✓ 5.4 Gbps	C Disabled			
<ul> <li>2 Lanes</li> <li>4 Lanes</li> </ul>	🗹 2.7 Gbps	<ul> <li>○ Enabled</li> <li>● Both</li> </ul>			
	🗖 1.62 Gbps				
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level			
Level 0	Swing 0	✓ Pre-emphasis 0			
✓ Level 1	🗹 Swing 1	Pre-emphasis 1			
🔽 Level 2	🔽 Swing 2	Pre-emphasis 2			
Level 3	Swing 3	Pre-emphasis 3			
HBR2 Preferred Setting with Cable HBR2 Preferred Setting with No Cable					
Swing 2/ Pre-emphasis 0/ PC2 0 💌 Swing 2/ Pre-emphasis 0/ PC2 0 💌					


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup		
Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	<b>^</b>
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	<b>•</b>
	<< Back Next >>	Close

Lane 0	Differential Probe Channel Selection	
Legend		
	Legend	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

Measurement Procedure for HBR

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 6 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 7 Set up the parameters for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 8 Measure the jitter of the eye diagram using the Histogram.
- 9 Check for any signal trajectories that may have entered into the mask.
- 10 Report the measurement results.

Measurement Procedure for HBR2

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.

- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]:
  - a~ Pattern fold the equalized signal based on the High Level Voltage (V\_{\rm HIGH}) random noise configuration variable.
  - *b* Set up the vertical waveform histogram on the equalized signal to measure random noise of High Level Voltage (V<sub>HIGH</sub>).
  - c Measure the High Level Voltage (V<sub>HIGH</sub>) random noise based on the standard deviation of the waveform histogram.
  - *d* Pattern fold the equalized signal based on the Low Level Voltage (V<sub>LOW</sub>) random noise configuration variable.
  - e Set up the vertical waveform histogram on the equalized signal to measure the random noise of Low Level Voltage (V<sub>LOW</sub>).
  - *f* Measure the Low Level Voltage (V<sub>LOW</sub>) random noise based on the standard deviation of the waveform histogram.
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge and right edge.
- 8 Set up the vertical waveform histogram on the equalized signal eye diagram to measure the eye height from 0.375 UI to 0.625 UI.
- 9 Find the maximum eye height location of the eye diagram.
- 10 If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]:
  - a Set up the parameter of the jitter separation using the EZJIT Plus/Complete Software.
    - i Load the jitter separation parameter into EZJIT Plus/Complete Software based on the settings in the Configuration Variable.
    - ii Acquire the signal until 1,000,000 edges are analyzed.
  - b Note the value of the jitter component from the EZJIT Plus/Complete Software.
- 11 Create the eye mask based on the following criteria:
  - a If you select more than one lane (2 lanes or 4 lanes DUT configuration), the eye mask height and width is derate in the following manner, to include crosstalk as defined in DisplayPort 1.2b Compliance Test Specification:
    - i Eye Mask Width Derate (Crosstalk) = 0.04 UI
    - ii Eye Mask Height Derate (Crosstalk) = 0.014V
  - *b* If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]: eye mask height and width is derate as below to comprehend the noise/jitter extrapolated to BER 10<sup>-9</sup> for an Eye Diagram Test (TP3\_EQ) only acquiring 1e6 UI:
    - i Calculate the Eye Mask Width Derate (Random Jitter) using the equation:

Eye Mask Width Derate (Random Jitter) = 2.5 \* Random Jitter<sub>rms</sub>

ii Calculate the Eye Mask Height Derate (Random Noise) using the equation:

V<sub>HIGH</sub> Eye Mask Height Derate (Random Noise) = 2.5 \* V<sub>HIGH</sub> Random Noise<sub>rms</sub>

V<sub>LOW</sub> Eye Mask Height Derate (Random Noise) = 2.5 \* V<sub>LOW</sub> Random Noise<sub>rms</sub>

# NOTE

The factor 2.5 is the delta between BER  $10^{-6}$  (9.507) and  $10^{-9}$  (11.996) to comprehend the noise/jitter extrapolated to BER 10-9 as the Eye Diagram Test (TP3\_EQ) only acquiring 1e6 UI.

BER	N
10 <sup>-6</sup>	9.507
10-7	10.399
10 <sup>-8</sup>	11.224
10 <sup>-9</sup>	11.996

c Place the eye mask height at the point of the maximum eye height found in Step 9.

*d* Calculate the Eye Mask Width:

Eye Mask Width = Eye Width Specification (0.38 UI) + Eye Mask Width Derate (Crosstalk) + 2 \* Eye Mask Width Derate (Random Jitter)

e Calculate the Eye Mask Height:

Eye Mask Height = {Eye Height Specification (0.09 UI) + Eye Mask Height Derate (Crosstalk)}/2 + V<sub>HIGH</sub> Eye Mask Height Derate (Random Noise)

Eye Mask Height = -{Eye Height Specification (0.09 UI) + Eye Mask Height Derate (Crosstalk)}/2 - V<sub>LOW</sub> Eye Mask Height Derate (Random Noise)

12 Set up the parameters for the Mask Test.

a Load the eye mask based on the settings in the Configuration Variable.

- *b* Center the eye mask at the middle of the eye diagram.
- *c* Run the eye mask until 1,000,000 UI are folded.
- 13 Measure the eye height of the eye diagram using the Histogram.
- 14 Measure the jitter of the eye diagram using the Histogram.
- 15 Calculate the eye width based on the measured jitter of the eye diagram.
- 16 Check for any signal trajectories that may have entered into the mask.
- 17 Report the measurement results.

PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 105 shows the voltage and time coordinates for the mask used for the eye diagram.

Mask Point	Bit Rate		
	Reduced (1.6 Gb/s)	High (2.7 Gb/s)	
1	0.375, 0.000	0.246, 0.000	
2	0.500, 0.023	0.500, 0.075	
3	0.625, 0.000	0.755, 0.000	
4	0.500, -0.023	0.500, -0.075	

#### Table 105 Eye Diagram Mask Coordinates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 113 The Sink Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

Mask Point	Time (UI)	Voltage (V)
1	Any UI location (x), where the EYE width is open from x to x + 0.38UI	0.000
2	Any passing UI location between 0.375 and 0.625UI	0.0045
3	Point 1 + 0.38UI	0.0000
4	Same as Point 2	-0.0045

#### Table 106 Eye Diagram Mask Coordinates for TP3\_EQ (HBR2)




Figure 114 The Sink Eye Mask at TP3\_EQ (HBR2)

Mask Test: Zero mask failures.

#### Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-25 for HBR and Table 3-18 for HBR2

Expected/Observable Results

The measured eye diagram for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# Total Jitter Test (TP3\_EQ)

Test ID

For HBR2:

- 1222001 Total Jitter Test (TP3\_EQ) HBR2CPAT
- 1222011 Total Jitter Test with No Cable Model (TP3\_EQ) HBR2CPAT
- 1221001 Total Jitter Test (TP3\_EQ) D10.2
- 1221011 Total Jitter Test with No Cable Model (TP3\_EQ) D10.2

Test Overview

The objective of this test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	Lane 0
Test Pattern	HBR2CPAT and D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1	After you select the options in the Test Specification and Test Selection area of the	e <b>Set Up</b> ta	b, click
	the Test Setup button. The Test Setup window displays.		
		8	

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type:	Device Type: DisplayPort compliance application defines three categories for the type
Differential Tests 🔻	of device(s). (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Total Jitter Test (TP3\_EQ)".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	✓ 5.4 Gbps	© Disabled
C 2 Lanes C 4 Lanes	🗌 2.7 Gbps	⊂ Enabled ⊙ Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	Pre-emphasis 0
✓ Level 1	🔽 Swing 1	Pre-emphasis 1
🔽 Level 2	🔽 Swing 2	Pre-emphasis 2
🔽 Level 3	🗹 Swing 3	Pre-emphasis 3
HBR2 Preferred Setting w	vith Cable HBR2P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC2 0 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	models that are supported	
No of Channels	o of Channels Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	

Differential Probe Channel Selection		
		Lane 0
		Channel 1 -
Legend		
	<< Back	<b>Finish</b> Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

## PASS Condition

#### Table 107 Total Jitter at TP3\_EQ (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
A <sub>p-p</sub>	0.580 UI*

\* The limits for the Total Jitter are derated by 0.04 UI from 0.62 UI in DisplayPort 1.2a Standard.

#### Table 108 Total Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
A <sub>p-p</sub>	0.40 UI

UI is Unit Interval.

#### Test References

See:

For HBR2CPAT

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

#### For D10.2

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-18

Expected/Observable Results

The measured total jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Deterministic Jitter Test (TP3\_EQ)

Test ID

#### For HBR2:

- 1236001 Deterministic Jitter Test (TP3\_EQ) HBR2CPAT
- 1236011 Deterministic Jitter Test with No Cable Model (TP3\_EQ) HBR2CPAT
- 1235001 Deterministic Jitter Test (TP3\_EQ) D10.2
- 1235011 Deterministic Jitter Test with No Cable Model (TP3\_EQ) D10.2

#### Test Overview

The objective of this test is to evaluate the deterministic jitter accompanying the data transmission. The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Deterministic Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	Lane 0
Test Pattern	HBR2CPAT and D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1	After you select the options in the Test Specification and Test Selection area of the	e <b>Set Up</b> ta	b, click
	the Test Setup button. The Test Setup window displays.		
		8	

Project ID	
Device Type:         Description           Source	
DisplayPort compliance applicati       Test Type:       Differential Tests	nn Ipe

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Deterministic Jitter Test (TP3_EQ)".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	✓ 5.4 Gbps	C Disabled
C 2 Lanes C 4 Lanes	🗌 2.7 Gbps	C Enabled
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	Pre-emphasis 0
🗹 Level 1	🗹 Swing 1	Pre-emphasis 1
🗹 Level 2	🗹 Swing 2	Pre-emphasis 2
Level 3	🗹 Swing 3	Pre-emphasis 3
1BR2 Preferred Setting w	vith Cable HBR2P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC20 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Connection Setup			
Fixture Type	Description		
lder Tech MYDP-TPA-P 💌	PA-F  Fixture Type: DisplayPort Fixture Setup.		
De-Embed Fixture	Please select the Fixture Type	-	
Connection Type	Description		
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported		
No of Channels	Description		
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	* •	
	<< Back Next >>	Close	

Differential Probe Channel Selection			
		Channel 1	
Legend			
	<< Back	<b>Finish</b> Close	_

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

## PASS Condition

#### Table 109 Deterministic Jitter at TP3\_EQ (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
A <sub>p-p</sub>	0.49 UI

#### Table 110 Deterministic Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
A <sub>p-p</sub>	0.25 UI

UI is Unit Interval.

## Test References

See:

For HBR2CPAT

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

## For D10.2

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-18

Expected/Observable Results

The measured deterministic jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Random Jitter Test (TP3\_EQ)

Test ID

For HBR2:

- 1238001 Random Jitter Test (TP3\_EQ) D10.2
- 1238011 Random Jitter Test with No Cable Model (TP3\_EQ) D10.2

Test Overview

The objective of this test is to evaluate the random jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. The jitter is separated into each jitter components and the random jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Random Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	Lane 0
Test Pattern	D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1	After you select the options in the Test Specification and Test Selection area of the	e <b>Set Up</b> ta	b, click
	the Test Setup button. The Test Setup window displays.		
		8	

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type:	Device Type: DisplayPort compliance application defines three categories for the type
Differential Tests 🔻	of device(s). (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Random Jitter Test (TP3\_EQ)".

Lane Setting	BitRate	Spread Spectrum Clocking
I Lane	✓ 5.4 Gbps	C Disabled
C 2 Lanes C 4 Lanes	🗌 2.7 Gbps	C Enabled
	🔲 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
☑ Level 0	Swing 0	Pre-emphasis 0
✓ Level 1	Swing 1	Pre-emphasis 1
🗹 Level 2	🔽 Swing 2	Pre-emphasis 2
🔽 Level 3	☑ Swing 3	Pre-emphasis 3
IBR2 Preferred Setting	with Cable HBR2 Pi	eferred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC20 💌 Swing:	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	
No of Channels	Description	Ŧ
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	*

Differential Probe Channel Selection		
		Channel 1 +
Legend		
	<< Back	<b>Finish</b> Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

## PASS Condition

## Table 111 Random Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
A <sub>p-p</sub>	0.23 UI

UI is Unit Interval.

## Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-18

## Expected/Observable Results

The measured random jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# AC Common Mode Test (Informative)

Test ID

12110001 – AC Common Mode Test (Informative)

Test Overview

The objective of this test is to evaluate the AC Common Mode noise (unfiltered rms) of the differential data line of the DP interface.

Test Conditions for AC Common Mode Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates are supported (RBR, HBR, HBR2)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis level supported subject to the constraints in Table 3-1 of the VESA DisplayPort 1.2a Standard
Post-Cursor2 Level	Level O
Test Lane	Lane 0
Test Pattern	PRBS7

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID	Comments
Project ID	
Device Type:	Description
Source  Test Type:	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
Single-Ended Tests	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Single-Ended Tests.
  - c Click Next.

З	On the <b>DUT Definition Setup</b> window, select options based on the settings defined in "Test Conditi	ions
	for AC Common Mode Test (Informative)".	

Lane Setting	Bit Rate	Spread Spectrum Clocking
⊙ 1 Lane	✓ 5.4 Gbps	C Disabled
C 2 Lanes C 4 Lanes	🗹 2.7 Gbps	C Enabled
	1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
☑ Level 0	☑ Swing 0	✓ Pre-emphasis 0
🗖 Level 1	💌 Swing 1	🛛 🔽 Pre-emphasis 1
🗆 Level 2	🗹 Swing 2	Pre-emphasis 2
Level 3	🔽 Swing 3	Pre-emphasis 3
IBR2 Preferred Setting w	ith Cable HBR2P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/ I	PC20 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
Differential Probe	Connection Type: There are two Differential connection models that are supported:	Â
C Single-Ended (A-B)		Ŧ
No of Channels	Description	
1 Channel	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	^ 

	Channel 1 -
	Lane 0-

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click **Finish**. The **Set Up** tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input single-ended plus signal.
  - *b* Scale the vertical display of the input single-ended plus signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended plus signal.
  - *d* Verify the trigger and the amplitude of the input single-ended minus signal.
  - e Scale the vertical display of the input single-ended minus signal to the optimum value.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended minus signal.
  - g Measure the data rate of the input single-ended signal.
- 3 Create FUNC3 signal, which is the common mode signal of the input single-ended signal.
- 4 If the filter is enabled ["Filter" configuration variable set to "High Pass Filter", "Low Pass Filter" or "None" (Default)]:
  - a Create FUNC4 signal, which is the filtered FUNC3 signal by applying the High Pass filter or Low Pass filter on the FUNC3 signal based on the Configuration Variable.
- 5 Set up two display grids such that one grid displays the input single-ended signal while the other grid displays the common mode signal.
- 6 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
- 7 Set up the parameters for RMS voltage measurement of the common mode signal.
  - a Set up the V<sub>rms</sub> measurement for the common mode signal.
  - *b* Acquire the signal until 100,000 edges are measured.
- 8 Get the mean for the V<sub>rms</sub> measurement.
- 9 Report the measurement results.

## PASS Condition

For RBR and HBR:

AC Common Mode Voltage  $\leq$  20mV

For HBR2:

AC Common Mode Voltage < 30mV

#### Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.10
- VESA DisplayPort Standard Version 1, Revision 2a, Section 9.2, Table 9-6

## Expected/Observable Results

The measured AC common mode noise for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Intra-Pair Skew Test (Informative)

Test ID

12100001 - Intra-Pair Skew Test (Informative)

Test Overview

The objective of this test is to evaluate the skew or time delay between respective sides of a differential data lane in the DP interface.

Test Conditions for Intra-Pair Skew Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR or HBR2)
SSC	Both SSC conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0 (Lane 0+ to Lane 0-)
Test Pattern	D10.2

Test Setup

1

After you select the options in the Test Specification and Test Selection area of the Set Up tab, cl	ick
the Test Setup button. The Test Setup window displays.	
Tast Satur	


- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Single-Ended Tests.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Intra-Pair Skew Test (Informative)".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	✓ 5.4 Gbps	C Disabled
C 2 Lanes C 4 Lanes	🗌 2.7 Gbps	C Enabled
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	Pre-emphasis 0
🗆 Level 1	🔲 🗖 Swing 1	🗌 🔲 🗖 Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
HBR2 Preferred Setting w	vith Cable HBR2 Pr	eferred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC2 0 💌 🛛 Swing 2	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	+



5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click **Finish**. The **Set Up** tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for DisplayPort MyDP 1.0 Source Tests" on page 513 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input single-ended plus signal.
  - *b* Scale the vertical display of the input single-ended plus signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended plus signal.
  - d Verify the trigger and the amplitude of the input single-ended minus signal.
  - e Scale the vertical display of the input single-ended minus signal to the optimum value.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended minus signal.
  - g Measure the data rate of the input single-ended signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
- 4 Set up the parameters to perform High Level Voltage (V<sub>HIGH</sub>) and Low Level Voltage (V<sub>LOW</sub>) for each input single-ended signal.
  - a Scale the vertical display of the input single-ended signal to optimum value.
  - b Acquire the signal for 100 waveforms.
  - c  $\,$  Find V\_{HIGH} by measuring the average voltage at 0.06 UI to 0.75 UI of the High Level.
  - d Find V<sub>I OW</sub> by measuring the average voltage at 0.06 UI to 0.75 UI of the Low Level.
  - e  $\,$  Calculate the Transition Voltage (V\_{Trans}) using the equation:

## $V_{\text{Trans}} = (V_{\text{HIGH}} + V_{\text{LOW}}) / 2$

- 5 Set up the parameters for the intra-pair skew measurement:
  - a Set up the measurement threshold for each single-ended data signal based on the measured Transition Voltage.
  - b Set up InfiniiScan to trigger on the desired pattern.
  - *c* Set up delta time measurement to measure time difference between the rising edge of the data true signal (D+) and the complement's (D-) falling edge:

## D+Transition\_High - D-Transition\_Low

*d* Set up delta time measurement to measure time difference between the falling edge of the data true signal (D+) and the complement's (D-) rising edge:

## D+Transition\_Low - D-Transition\_High

- e Acquire the signal until you measure 100 edges.
- *f* Calculate the intra-pair skew using the equation:

## Intra-Pair Skew = {1/Number of Edges}

## Σ {[(D+<sub>Transition\_High</sub> - D-<sub>Transition\_Low</sub>) + (D+<sub>Transition\_Low</sub> - D-<sub>Transition\_High</sub>)] / 2}

6 Report the measurement results.

## PASS Condition

Intra-Pair Skew ≤ 30 ps

## Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.5
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

Expected/Observable Results

The measured intra-pair skew for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## 15 MyDP 1.0 Source Tests

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 16 MyDP 1.0 Sink Tests

Overview / 630 Sink Eye Diagram Test / 634 Sink Total Jitter Test / 641 Sink Non-ISI Jitter Tests / 647



## Overview

Test Point Definition for DisplayPort MyDP 1.0 Sink Tests



Sink Tests are meant only for the Test Automation of DisplayPort Receiver Tests (Keysight N4990A-155 or BIT-2051-0155-0).

Test the Sink DUT at Test Point 3(TP3) as shown in Figure 115. Unless specifically stated under the Test Conditions, all supported lanes for the DUT shall be evaluated:





Figure 115 Test Point 3 Connection for MyDP 1.0 Sink Tests

Table 112 defines the test point fixtures and instruments used for MyDP 1.0 Sink Tests:

#### Table 112 Test Point Fixtures and Instruments for MyDP 1.0 Sink Tests

Test Requirement	Device Used
Test Point Access Fixture	<ul> <li>Mobility DisplayPort Test Point Adapter</li> <li>For MyDP Connector</li> <li>Wilder Technologies MYDP-TPA-P*</li> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters.</li> </ul>
Signal Analyzer	Infiniium Series Oscilloscope

Calibration of Stress Signal



For the calibration of the stress signal, you must test the stress signal in the manner shown in the Figure 116 for RBR and Figure 117 for HBR and HBR2.

Figure 116 Test Point 3 Connection for Stress Signal Calibration of RBR




Figure 117 Test Point 3 Connection for Stress Signal Calibration of HBR and HBR2

Table 113 defines the Test Point 3 Connections for Stress Signal Calibration:

Table 113 Test Point Connections for Stress Signal Calibration	Table 113	Test Point Connections for Stress Signal Calibration
--	-----------	--

Test Requirement	Device Used
Stress Signal Generator (SSG)	Bit Error Rate Tester • N4903B J-BERT High Performance Serial BERT • M8020A J-BERT High Performance BERT
Test Point Access Fixture	<ul> <li>Mobility DisplayPort Test Point Adapter</li> <li>For MyDP Connector</li> <li>Wilder Technologies MYDP-TPA-P*</li> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters.</li> </ul>
Jitter Measurement Device (JMD)	Infiniium Series Oscilloscope

Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Sink Tests

Perform the following steps before you run the compliance tests on the sink device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.
- 3 On the DisplayPort Compliance Test Application, click the Set Up tab (see Figure 118).

🖾 DisplayPort DisplayPort 1*		
File View Tools Help		
D 📽 🖬   🖬 🏴 🎵 🗖		
Task Flow _ Set Up Select Tests Configure	e Connect Run Tests Automation Re	esults Html Report
Set Up DisplayPort Compliance	Test Application	
Source Tests Setup		
Test Specification	Test Selection	
Select Tests	Physical Layer Tests     AUX PHY and Inrush Tests	Test Setup
	C Dual Mode Tests	Test Setup Incomplete.
Show Normative Tests D	nly	
Connect DisplayPort Test Control	ller UnigrafDPTC 🔹	Enable Automation
,	(x86)\Keysight\Infiniium\App Browse	Configure
Run Tests Standard DP Test Mode	Tode C Link Training Mode	Launch GUI
☑ 0 Tests Follow instructions to describe your test	environment Connection: UNKNOWN	

Figure 118 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with Mobility DisplayPort 1.0 Standards, select **MyDP 1.0** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

#### Probing/Connection Set Up for MyDP 1.0 Sink Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 119 Sample connection diagram for MyDP 1.0 Sink Tests

## Sink Eye Diagram Test

Test ID

12140001 - Eye Diagram Test

## Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the following specifications for degradation:

- · Voltage Level:
  - 90mV peak to peak +/- 10% for HBR2 at TP3\_EQ (Table 3-18, DP1.2a)
  - 150mV peak to peak +/- 10% for HBR at TP3\_EQ (Table 3-25, DP1.2a)
  - 46mV peak to peak +/- 10% for RBR at TP3 (Table 3-26, DP1.2a

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR, HBR2-TP3_EQ
Bit Rate	All bit rates supported (RBR, HBR and HBR2)
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane O
Test Pattern	RBR, HBR–PRBS7 HBR2–HBR2CPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Operator ID Project ID	
Device Type: Sink Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** automatically grays out.
  - c Click Next.

3	On the <b>DUT Definition Setup</b> window, select options based on the settings defined in "Test Conditions
	for Eye Diagram Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
⊙ 1 Lane	✓ 5.4 Gbps	Disabled
C 2 Lanes C 4 Lanes	🗖 2.7 Gbps	C Enabled
	🔲 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🔽 Level 0	Swing 0	Pre-emphasis 0
Level 1	🔲 Swing 1	🔲 🔲 Pre-emphasis 1
🗖 Level 2	🔲 Swing 2	🔲 🔲 Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* *
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

Differential Probe Channel Selection		
		Lane 0
		Channel 1 -
Legend		
	<< Back	<b>Finish</b> Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Sink Tests" on page 632 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer)
  - a Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 8 Set up the parameter for the Mask Test.
  - *a* Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Check for any signal trajectories that may have entered into the mask.
- 11 Report the measurement results.

#### PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 114 shows the voltage and time coordinates for the mask used for the eye diagram.

Mask Point	Bit	Rate
	Red uced (1.6 Gb/s)	High (2.7 Gb/s)
1	0.375, 0.000	0.246, 0.000
2	0.500, 0.023	0.500, 0.075
3	0.625, 0.000	0.755, 0.000
4	0.500, -0.023	0.500, -0.075

## Table 114 Eye Diagram Mask Coordinates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 120 The Sink Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

Mask Point	Time (UI)	Voltage (V)
1	Any UI location (x), where the EYE width is open from x to x + 0.38UI	0.000
2	Any passing UI location between 0.375 and 0.625UI	0.0045
3	Point 1 + 0.38UI	0.0000
4	Same as Point 2	-0.0045

#### Table 115 Eye Diagram Mask Coordinates for TP3\_EQ (HBR2)




Figure 121 The Sink Eye Mask at TP3\_EQ (HBR2)

Mask Test: Zero mask failures.

## Test References

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-26 for RBR, Table 3-25 for HBR and Table 3-18 for HBR2

## Expected/Observable Results

The measured eye diagram for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

## Sink Total Jitter Test

Test ID

12210001 - Total Jitter Test

Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the specifications for degradation.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR, HBR2-TP3_EQ
Bit Rate	All bit rates supported (RBR, HBR and HBR2)
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	RBR, HBR-PRBS7 HBR2-HBR2CPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID
Device Type: Sink Test Type: Differential Tests

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** automatically grays out.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Total Jitter Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
⊙ 1 Lane	✓ 5.4 Gbps	© Disabled
C 2 Lanes C 4 Lanes	🔲 2.7 Gbps	C Enabled
	🔲 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🔽 Level 0	Swing 0	Pre-emphasis 0
Level 1	🔲 Swing 1	🔲 🔲 Pre-emphasis 1
🗖 Level 2	🔲 Swing 2	🔲 🔲 Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Ider Tech MYDP-TPA-P	Fixture Type: DisplayPort Fixture Setup. Please select the Fixture Type	-
Connection Type		Ŧ
	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	+
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	+

Channel Selection	
	Lane 0
	Channel 1 🔻
egend	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Sink Tests" on page 632 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer)
  - *a* Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

## PASS Condition

The calibrated EYE opening of the signal applied:

- For HBR2: 90mV measured at TP3\_EQ
- For HBR: 150mV measured at TP3\_EQ
- For RBR: 46mV measured at TP3

#### Table 116 Total Jitter (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane) at TP3_EQ	
A <sub>p-p</sub>	0.580 UI*

\* The limits for the Total Jitter are derated by 0.04 UI from 0.62 UI in DisplayPort 1.2a Standard.

## Table 117 Total Jitter (for PRBS7)

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.491 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.750 UI

UI is Unit Interval.

## **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Sink Non-ISI Jitter Tests

Test ID

12220001 - Non-ISI Jitter Test

Test Overview

The objective of the test is to evaluate the Non ISI jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the specifications for degradation.

The jitter is separated into each jitter components and the total jitter is estimated to 10<sup>-9</sup> BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Calculate Non-ISI Jitter using the following equation:

```
Non-ISI Jitter = TJ - ISI Jitter
```

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Non-ISI Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR, HBR2-TP3_EQ
Bit Rate	All bit rates supported (RBR, HBR and HBR2)
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	RBR, HBR-PRBS7 HBR2-HBR2CPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device Type:     Description       Sink        Test Type:     DisplayPort compliance application delines three categories for the type of device(s).       Differential Tests		
	Sink Test Type:	Device Type: DisplayPort compliance application defines three categories for the type of device(s).

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** automatically grays out.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non-ISI Jitter Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
⊙ 1 Lane	🗹 5.4 Gbps	© Disabled
<ul> <li>2 Lanes</li> <li>4 Lanes</li> </ul>	🗖 2.7 Gbps	C Enabled
	🔲 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🔽 Level 0	Swing 0	Pre-emphasis 0
Level 1	🔲 Swing 1	🔲 🔲 Pre-emphasis 1
Level 2	🔲 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

st Connection Setup		
Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	+
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* *
	<< Back Next >>	Close

Differential Probe Channel Selection		
		Channel 1
<u>Legend</u>		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Sink Tests" on page 632 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer)
  - a Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASF</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - *a* Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

### PASS Condition

The calibrated EYE opening of the signal applied:

- For HBR2: 90mV measured at TP3\_EQ
- For HBR: 150mV measured at TP3\_EQ
- For RBR: 46mV measured at TP3

#### Table 118 Non ISI Jitter (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane) at TP3_EQ	
A <sub>p-p</sub>	-

## Table 119 Non ISI Jitter (for PRBS7)

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.330 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.180 UI

UI is Unit Interval.

## **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

Expected/Observable Results

The measured Non ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 17 MyDP 1.0 Cable Tests

Overview / 654 Cable Eye Diagram Test / 658 Cable Total Jitter Test / 664 Cable Non-ISI Jitter Test / 669



# Overview

Test Point Definition for MyDP 1.0 Cable Tests



Cable Tests are meant only for the Test Automation of DisplayPort Receiver Tests (Keysight N4990A-155 or BIT-2051-0155-0).

Test the Cable DUT at Test Point 3 (TP3) as shown in Figure 122. Unless specifically stated under the Test Conditions, all supported lanes for the DUT shall be evaluated:




Figure 122 Test Point 3 Connection for MyDP 1.0 Cable Tests

Table 120 defines the test point fixtures and instruments used for MyDP 1.0 Cable Tests:

Test Requirement Device Used Stimulus Instrument Pulse Pattern Generator N4903B J-BERT High Performance Serial BERT M8020A J-BERT High Performance BERT **Test Point Access Fixture DisplayPort Test Point Adapter** For DisplayPort Connector Wilder Technologies DP-TPA-R\* For mini DisplayPort Connector Wilder Technologies mDP-TPA-R\* Luxshare ICT mDP Plug (mDP-TPA-R)\*\* . \*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters. \*\*Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Point . Adapters. Signal Analyzer Infiniium Series Oscilloscope

## Table 120 Test Point Fixtures and Instruments for MyDP 1.0 Cable Tests

Table 121 defines the input signal parameters applied by the stimulus instrument at TP2:

#### Table 121 Input Signal Parameters by Stimulus Instrument

RBR	<ul> <li>Reference Table 3-22 and Table 3-24, DP 1.2a</li> <li>Edge Rate (20-80): 155-165ps (260mUI)</li> <li>Eye Height: 400mV</li> <li>Total Jitter: 270mUI</li> <li>ISI: 100mUI</li> <li>Random Jitter (rms): 7.9mUI</li> <li>Sinusoidal Jitter: ~75mUI at 20MHz (Adjust to achieve Total Jitter)</li> </ul>
HBR	<ul> <li>Reference Table 3-22 and Table 3-23, DP 1.2a</li> <li>Edge Rate (20-80): 90-100ps (260mUI)</li> <li>Eye Height: 350mV</li> <li>Total Jitter: 420mUI</li> <li>ISI: 144mUI</li> <li>Random Jitter (rms): 13.2mUI</li> <li>Sinusoidal Jitter: ~117mUI at 20MHz (Adjust to achieve Total Jitter)</li> </ul>

Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Cable Tests

Perform the following steps before you run the compliance tests on the cable device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.
- 3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Table 123).

🖾 DisplayPort Displ	layPort 1 *		- • <b>•</b>
File View Tools I	Help		
🗅 📽 🖬   🖬 🔎			
Task Flow _ Set	t Up Select Tests Configure	Connect   Run Tests   Automation   Re	esults Html Report
Set Up D	isplayPort Compliance	Test Application	
S	Source Tests Setup		
Select Tests	Test Specification	Test Selection	
		Physical Layer Tests	Test Setup
	MyDP 1.0	AUX PHY and Inrush Tests     Dual Mode Tests	Test Setup Incomplete.
Configure			
Show Normative Tests Only			
	DisplayPort Test Contro	ller UnigrafDPTC 🔹	Enable Automation
	Script File: C:\Program Files (:	x86)\Keysight\Infiniium\App Browse	Configure
Run Tests	AUX Channel Controller M Standard DP Test Mode		Launch GUI
✓ 0 Tests Follow inst	tructions to describe your test	environment Connection: UNKNOWN	li.

Figure 123 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with Mobility DisplayPort 1.0 Standards, select **MyDP 1.0** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the Set Up tab, click the Select Tests tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the Set Up tab and the Test Setup dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.

- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

#### Probing/Connection Set Up for MyDP 1.0 Cable Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 124 Sample connection diagram for MyDP 1.0 Cable Tests

# Cable Eye Diagram Test

Test ID

12150001 – Eye Diagram Test

Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 121
Crosstalk Signal Parameter	Quarter-rate clock signal (D24.3 pattern) is injected to lanes other than the lane under test. The characteristics of the aggressor signals are: Pattern-D24.3 Bit Rate-(Same as lane under test) Voltage Amplitude-(Same as lane under test) • RBR-400mV • HBR-350mV Edge Rate (20-80)-130ps at TP3

Test Setup

1

After you select the options in the Test Specification and Test Selection area of the	e <b>Set Up</b> tab, cli	ck
the Test Setup button. The Test Setup window displays.		

Device ID Operator ID Project ID	Comments
Device Type: Cable Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s). (1) Source
	<u>Frances</u>

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** automatically grays out.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Eye Diagram Test".

DUT Definition Setup				
DUT Definition Setting				
Lane Setting	BitRate	Spread Spectrum Clocking		
● 1 Lane	5.4 Gbps	© Disabled		
C 2 Lanes		Enabled		
C 4 Lanes	✓ 2.7 Gbps			
	🗖 1.62 Gbps			
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level		
Level 0	Swing 0	I Pre-emphasis 0		
E Level 1	Swing 1	Pre-emphasis 1		
Level 2	Swing 2	Pre-emphasis 2		
Level 3	Swing 3	Pre-emphasis 3		
	<< Back	Next >> Close		


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
Differential Probe	Connection Type: There are two Differential connection models that are supported:	Î
C Single-Ended (A-B)		Ŧ
No of Channels	Description	
1 Channel	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	^ 

Differential Probe Channel Selection	
	Lane 0
	Channel 1 👻
Legend	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Cable Tests" on page 656 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - *a* Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 8 Set up the parameter for the Mask Test.
  - *a* Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Check for any signal trajectories that may have entered into the mask.
- 11 Report the measurement results.

#### PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 122 shows the voltage and time coordinates for the mask used for the eye diagram.

Mask Point	Bit Rate	
	Red uced (1.6 Gb/s)	High (2.7 Gb/s)
1	0.375, 0.000	0.246, 0.000
2	0.500, 0.023	0.500, 0.075
3	0.625, 0.000	0.755, 0.000
4	0.500, -0.023	0.500, -0.075

#### Table 122 Eye Diagram Mask Coord inates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 125 The Cable Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

Mask Test: Zero mask failures.

# Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.3
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-26 for RBR, Table 3-25 for HBR and Table 3-18 for HBR2

Expected/Observable Results

The measured eye diagram for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# Cable Total Jitter Test

Test ID

12230001 - Total Jitter Test

## Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of 10<sup>-9</sup> or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 121

Test Setup

1

After you select the options in the Test Specification and Test Selection area of the	e <b>Set Up</b> tab,	click
the <b>Test Setup</b> button. The <b>Test Setup</b> window displays.		
	1	

Operator ID	
Project ID Device Type:	Description
Cable  Test Type: Differential Tests	Device Type: DisplayPort compliance application delines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** automatically grays out.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Total Jitter Test".

Lane Setting	BitRate	Spread Spectrum Clocking
⊙ 1 Lane	5.4 Gbps	Disabled
2 Lanes 4 Lanes	✓ 2.7 Gbps	C Enabled
	🔲 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🗹 Level 0	Swing 0	Pre-emphasis 0
Level 1	🔲 Swing 1	🔲 🔲 Pre-emphasis 1
Level 2	Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup		
Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	+
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	•
	<< Back Next >>	Close

Differential Probe Channel Selection		
		Channel 1 -
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Cable Tests" on page 656 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - *a* Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

# PASS Condition

#### Table 123 Total Jitter

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.491 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.750 UI

UI is Unit Interval.

#### **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.4
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

# Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Cable Non-ISI Jitter Test

Test ID

12240001 - Non-ISI Jitter Test

Test Overview

The objective of the test is to evaluate the Non-ISI jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Calculate Non-ISI Jitter using the following equation:

Non-ISI Jitter = TJ - ISI Jitter

Test Conditions for Non-ISI Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 121

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device Type:       Description         Cable          Test Type:       DisplayPort compliance application delines three categories for the type of device(s).         Differential Tests		Description
	Test Type:	DisplayPort compliance application defines three categories for the type of device(s)

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** automatically grays out.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non-ISI Jitter Test".

Lane Setting	BitRate	Spread Spectrum Clocking
I Lane	5.4 Gbps	© Disabled
C 2 Lanes C 4 Lanes	🗹 2.7 Gbps	C Enabled
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🗹 Level 0	Swing 0	Pre-emphasis 0
Level 1	Swing 1	🔲 🔲 Pre-emphasis 1
Level 2	Swing 2	🔲 🔲 Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	Ŧ
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* *

Differential Probe Channel Selection		Lane 0 Channel 1
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Cable Tests" on page 656 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

# **PPASS** Condition

#### Table 124 Non ISI Jitter

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.330 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.180 UI

UI is Unit Interval.

#### **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.4
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

# Expected/Observable Results

The measured Non-ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## 17 MyDP 1.0 Cable Tests

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 18 MyDP 1.0 AUX Channel Tests

Overview / 676 Setting Up for AUX PHY and Inrush Tests / 679 AUX Channel Unit Interval Test / 687 AUX Channel Eye Test / 689 AUX Channel Peak-to-Peak Voltage Test / 691 AUX Channel Eye Sensitivity Calibration Test / 693 AUX Channel Eye Sensitivity Test / 695



# Overview

Test Point for MyDP 1.0 AUX Channel Tests

You must test the Source devices at Test Point 2 (TP2) while the Sink devices must be tested at Test Point 3 (TP3). See Figure 126.




Figure 126 Test Points for MyDP 1.0 AUX Channel Tests

Table 125 defines the test point fixtures and instruments used for MyDP 1.0 AUX Channel Tests:

 Table 125
 Test Point Fixtures and Instruments for MyDP 1.0 AUX Channel Tests

Test Requirement	Device Used
Test Point Access Fixture	Mobility DisplayPort Test Point Adapter
	For MyDP Connector
	<ul> <li>Wilder Technologies MYDP-TPA-P*</li> </ul>
	<ul> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder</li> </ul>
	Technologies Test Point Adapters.
Signal Analyzer	Infiniium Series Oscilloscope
Stimulus	Stimulus must be applied to the DUT to cause AUX Channel transactions to occur. This stimulus shall not be included in or affect the measurements.
	Reference Sink needed as stimulus for the Source DUT:
	<ul> <li>Unigraf DPR-100 Compact Sized DisplayPort Reference Sink</li> </ul>
	Reference Source needed as stimulus for the Sink DUT:
	<ul> <li>Unigraf DPT-200 Compact Sized DisplayPort Reference Source</li> </ul>

Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 AUX Channel Tests

Perform the following steps before you run the compliance tests on the AUX channel device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.

☑ DisplayPort DisplayPo File View Tools Help	ort 1*		
	I-		
Task Flow Set Up	Select Tests Configure	e Connect Run Tests Automation R	esults Html Report
Set Up Displ	ayPort Compliance	Test Application	
Sour	rce Tests Setup		
	Test Specification	Test Selection	
Select Tests	vDP 1.0 🔻	O Physical Layer Tests	Test Setup
	yup I.u	<ul> <li>AUX PHY and Inrush Tests</li> <li>Dual Mode Tests</li> </ul>	Test Setup Incomplete
Configure			
	Show Normative Tests Or	nly	
Connect	layPort Test Contro	ller UnigrafDPTC 🔽	Enable Automation
Script	File: C:\Program Files (	x86)\Keysight\Infiniium\App Browse	Configure
	X Channel Controller M Standard DP Test Mode		Launch GUI
✓ 0 Tests Follow instruction	ons to describe your test	environment Connection: UNKNOWN	

3 On the DisplayPort Compliance Test Application, click the Set Up tab (see Figure 126).

Figure 127 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with Mobility DisplayPort 1.0 Standards, select **MyDP 1.0** from the drop-down options in the **Test Specification** area and select **AUX PHY and Inrush Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

# Setting Up for AUX PHY and Inrush Tests

Perform the following steps before you run the Auxiliary Channel and Inrush tests on the source or sink device:

1 After you select **AUX PHY and Inrush Tests**, click the **Test Setup** button on the **Set Up** tab.

Set Up		e   Connect   Run Tests   Automation   R • Test Application	esults   Html Report
Configure	t <b>Specification</b>	Test Selection C Physical Layer Tests C AUX PHY and Inrush Tests Dual Mode Tests nly	Test Setup Test Setup Incomplete
Run Tests	Port Test Contro C:\Program Files annel Controller M adard DP Test Mode	(x86)\Keysight\Infiniium\App Browse	Configure

2 On the **DUT/Connectivity** page, select **Source** or **Sink** in the **DUT Type** area. In the **Reference Device** area, select **Yes** if a reference sink/source is attached to device under test during testing. Click **Next**.

DUT/Connectivity	Description Select the type of device being tested
Source ○ Sink	(Cared.
For AUX Channel Tests: Reference Device	Description
	Indicate if a Reference Sink is attached during AUX channel testing of a Source.
	Next>> OK

3 On the **Connection Setup** page, depending on the probe connection you are using, select either **Differential Probe** or **Single-Ended** in the **Connection Type** area and in the **Connection** area, select the oscilloscope channel that is connected to the Auxiliary Lane.

Aux Test Suite Setup	- • •
Connection Setup	
Connection Type	
© Differential Probe	
C Single-Ended	
Connection	
AUX Lane Connected To: Channel 1 💌	
	1
<< Back Next >>	ОК
	//,

		abe	1		
Hold Off Time:	300	u	s		
Settings					
Trigger Level:	50	mV	Probe Offset	0	mV
Vertical Scale:	200	mV			
Offset:	0	mV			
Threshold					
Upper Threshol	ld 50	m)	/		
Lower Threshol	ld -50	m/	/		
Learn	Verify	,	Save		Load

4 On the **Trigger Setup** page, define the oscilloscope parameters to trigger on an Auxiliary signal during testing.

**Hold Off Time** – The oscilloscope minimum hold off time before triggering the next waveform. Note that any Auxiliary transaction from the source must receive a reply from the sink in 400 us, else such a transaction is considered a timeout. Hold off time, in such cases, represents the minimum idle time before each AUX transaction is initialized. It is defaulted to 300 us which is a safe timing value for most devices tested in the lab. Most devices respond much faster than 300 us.

**Trigger Level** – The AUX channel signal level on which to trigger. Note that for a bi-directional signal (where a reference sink is attached), you must set the trigger level such that it crosses both the source command and the sink reply signal. Figure shows correct and incorrect trigger levels.




Figure 128 Correct Trigger Level





Figure 129 Incorrect Trigger Level


**Vertical Scale** – The oscilloscope vertical scale. Set the vertical to make sure that all signals are visible on the oscilloscope display.

**Offset** – Set the offset so that the center point is aligned with the center of the oscilloscope display.

**Upper Threshold/Lower Threshold** – The threshold level of signal must be set properly so that both upper and lower thresholds cross both the source and sink signals when the DUT is attached with a reference sink. The threshold levels are important parameters because they are used for edge detection when decoding a source command from a sink reply.



#### Figure 130 Correct Threshold set






Figure 131 Wrong Thresholds set

- c On the **Trigger Setup** page, you may click the **Learn** button, which guides you through getting the trigger setup parameters. However, please note that the learning guide may not necessarily work many a times because the actual Auxiliary signals may vary for different manufacturers. Keysight recommends that you must check to make sure that the parameters are correctly set as previously described.
- d Click **Verify** and follow the instructions, if you wish to check the AUX Channel trigger.
- e You may **Save** or **Load** the trigger setup configuration as a \*.tsf file.
- 5 On the **Acquisition Mode** page, either **Finish** the setup wizard or enable **Offline Mode**, which is de-selected, by default. Offline Mode lets you save the waveform files so that you can avoid the manual process to initiate Auxiliary transactions during the time of test runs.

6 If you enable **Offline Mode**, define the number of waveforms to be saved. If required, click **Start Acquisition** to start capturing and saving waveforms.

🗹 Offline Mode	e	
Save waveform		
	X Channel Tests	
	IX Calibration Test X Sensitivity Tests	
Number of Acc		
Start Acqui	isition	

- 7 Click **Finish** to close the setup wizard. The **Set Up** tab displays.
- 8 Click the **Select Tests** tab and select the AUX Channel tests you want to run.

Probing/Connection Set Up for AUX Channel Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests. When performing the Source AUX Channel tests, a Reference Sink device is required. Similarly, when performing the Sink AUX Channel tests, a Reference Source device is required.




Figure 132 Sample connection diagram for source AUX channel tests with source DUT connected to a reference sink




Figure 133 Sample connection diagram for source AUX channel tests without connecting to a reference sink




Figure 134 Sample connection diagram for sink AUX channel tests with sink DUT connected to a reference source

## AUX Channel Unit Interval Test

Test ID

125000 - AUX Channel Unit Interval Test (Source)

125010 – AUX Channel Unit Interval Test (Sink)

## Test Overview

The objective of the test is to evaluate the AUX Channel waveform, ensuring that the overall variation of the Manchester transaction Unit Interval stays within the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

## Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Set up the parameter of the measurement trend:
  - a Set up the Unit Interval measurement for the differential AUX Channel signal.
  - *b* Set up the frequency measurement for the Clock signal.
  - c Set up the measurement trend.
- 6 Set up the waveform Histogram on the measurement trend:
  - a Initialize AUX Channel transactions and acquire the differential AUX Channel signal.
  - *b* Identify the first and the last points for the desired transaction.
  - c Zoom-in on the desired transaction.
  - *d* Set up the Vertical Waveform Histogram on the measurement trend within the desired transaction.
  - e Obtain the measurement for the mean, maximum and minimum values of the waveform Histogram.
- 7 Repeat step 6 ten times.
- 8 Report the measurement results.

PASS Condition

Manchester Transaction Unit Interval (UI<sub>MAN</sub>):

Minimum = 0.4 µsec

Maximum = 0.6 µsec

## **Test References**

See:

• VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 2, Table 2-2

## Expected/Observable Results

The measured unit interval for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## AUX Channel Eye Test

Test ID

125001 - AUX Channel Eye Test (Source)

125011 - AUX Channel Eye Test (Sink)

#### Test Overview

The objective of this test is to evaluate the transmitter AUX Channel waveform, ensuring that the timing variables and amplitude trajectories support the overall DP system objectives of the Bit Error Rate in data transmission.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 6 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the waveform Histogram on the AUX Channel eye diagram to measure the left edge and the right edge.
- 8 Set up the parameters for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - *b* Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
  - c Initialize the AUX Channel transaction and run the eye mask until you obtain the required number of waveforms.
- 9 Check for any signal trajectories entering into the mask.
- 10 Report the measurement results.

## PASS Condition

PASS Value = 290mV\_diff\_pp or higher

FAIL Value = lower than 290mV\_diff\_pp

Table 126 Eye Mask Vertices for AUX Channel for Manchester Transactions

Mask Point	Time (from EYE Center)	Minimum Voltage Value at Six Vertices (mV)
1	-185ns	0
2	-135ns	145
3	135ns	145
4	185ns	0
5	135ns	-145
6	-135ns	-145




Figure 135 AUX Channel EYE Mask for Manchester Transactions

Mask Test: Zero mask failures.

## **Test References**

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 2, Table 2-1 and Table 2-2
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2.6, Figure 3-29 and Table 3-8

## Expected/Observable Results

The measured eye diagram for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

## AUX Channel Peak-to-Peak Voltage Test

Test ID

125002 - AUX Channel Peak-to-Peak Voltage Test (Source)

125012 – AUX Channel Peak-to-Peak Voltage Test (Sink)

## Test Overview

The objective of the test is to evaluate the transmitter AUX Channel Waveform, ensuring that the peak-to-peak voltage stays within the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

## Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 6 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform Histogram on the AUX Channel eye diagram to measure the left edge and the right edge.
- 8 If you have selected the "AUX Channel Eye Test" under the **Select Tests** tab of the compliance application:
  - a Set up the parameter of the Mask Test:
    - i Load the eye mask based on the settings in the Configuration Variable.
    - ii Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
    - iii Initialize the AUX Channel transaction and run the eye mask until you obtain the required number of waveforms.
  - b Check for any signal trajectories entering into the mask.
- 9 Report the measurement results.

## PASS Condition

 Table 127
 DisplayPort AUX Channel Peak-to-Peak Voltage

Parameter	Min	Max
AUX Peak-to-Peak voltage at a transmitting device $(V_{AUX\text{-}DIFFp\text{-}p})$	0.29V	1.38V

Test References

See:

- · VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 2, Table 2-1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2, Table 3-6

Expected/Observable Results

The measured peak-to-peak voltage for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## AUX Channel Eye Sensitivity Calibration Test

Test ID

125021 – AUX Channel Eye Sensitivity Calibration (Reference Sink)

125031 – AUX Channel Eye Sensitivity Calibration (Reference Source)

#### Test Overview

The objective of this test is to calibrate the peak-to-peak voltage of the transmitter AUX Channel waveform by reference device (reference source or reference sink), ensuring that the peak-to-peak voltage stays within the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Set up the AUX Channel voltage level of the reference device (reference source or reference sink) to the desired settings based on the settings in the Configuration Variable.
- 2 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 3 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 4 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 6 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 7 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 8 Set up the waveform Histogram on the AUX Channel eye diagram:
  - a Initialize the AUX Channel transaction and acquire the differential AUX Channel signal.
  - *b* Set up the vertical waveform Histogram of width 0.6 UI at the center of the AUX Channel eye diagram.
  - c Measure the V<sub>TOP</sub> and V<sub>BASF</sub> using the waveform Histogram mean value.
- 9 Repeat Step 8 three times.
- 10 Report the measurement results.

## PASS Condition

Table 128 DisplayPort AUX Channel Peak-to-Peak Voltage

Parameter	Min	Мах
AUX Peak-to-Peak voltage for AUX Channel Eye Sensitivity	0.24V	0.28V

### Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2, Table 3-6

## Expected/Observable Results

The measured peak-to-peak voltage for the AUX Channel signal by reference device (reference source or reference sink) shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## AUX Channel Eye Sensitivity Test

Test ID

125041 – AUX Channel Eye Sensitivity Test (Source)

125051 – AUX Channel Eye Sensitivity Test (Sink)

## Test Overview

The objective of the test is to evaluate the sensitivity to the AUX Channel Eye Opening of the DUT as per the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

## Measurement Procedure

- 1 Set up the AUX Channel voltage level of the reference device (reference source or reference sink) to the desired settings based on the settings in the Configuration Variable.
- 2 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 3 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Initialize the AUX Channel transaction and acquire the differential AUX Channel signal.
- 6 Check if the reference device could detect the transaction or not.
- 7 Decode the AUX Channel signal and check whether the transaction passed or failed.
- 8 Report the measurement results.

## PASS Condition

Determine whether the AUX Channel communication is successful. For example, the Transmitter DUT sends an AUX Request to the Reference Receiver. The Reference Receiver acknowledges and the Transmitter DUT responds to the to indicate that the acknowledgment was successfully received.

PASS = No errors observed in the response

FAIL = One or more errors observed

## Test References

See:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.1 and Section 7.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2, Table 3-6

Expected/Observable Results

The measured AUX Channel transaction shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 19 MyDP 1.0 Inrush Tests

Overview / 698 Inrush Energy Power Test / 701 Inrush Peak Current Test / 703



## Overview

This section describes the normative and informative inrush tests for compliance verification of Mobility DisplayPort source and sink, which is a power consumer.

Test Point for MyDP 1.0 Inrush Tests

The test fixture for inrush tests implements the schematic shown in Figure 136.




Figure 136 Schematics for testing a Power Consumer Device

The test fixture must be designed and used according to the following guidelines:

- A high gate voltage FET on the MyDP\_PWR line is recommended to allow a fast connect capability, which allows a single connection event for testing. Without such an arrangement, multiple connections will be required to obtain a reasonable "worst-case" attachment event.
- Connection length between the power supply and the test fixture must be minimized. A maximum of four inches is recommended.
- The power supply must have enough outrush capability as to not negatively affect the test fixture's outrush capability.
- The power supply must be run at 5.5V (5.0V + 10%) read across  $V_{\rm C}$ .

Any Power Consumer test fixture must be calibrated using the Power User test fixture, as shown in Figure. Testing with the two fixtures combined should result in the approximate values given below. If required, the component values on the Power Consumer test fixture should be adjusted to match the expected results.

For Source:

- $V_C$  steady before connection = 5.5V
- Inrush Current = ~9.0A

## For Sink:

- V<sub>C</sub> steady before connection = 3.6V
- Inrush Current = ~13.0A

Setting Up the DisplayPort Compliance Test Application for MyDP 1.0 Inrush Tests

Perform the following steps before you run the compliance tests on the DUT:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.
- 3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 137).

DisplayPort DisplayPort 1*		
File View Tools Help		
Task Flow _ Set Up Select Tests Configure	e Connect Run Tests Automation Re	esults   Html Report
Set Up DisplayPort Compliance	Test Application	
Source Tests Setup		
Select Tests	Test Selection	
MyDP 1.0	<ul> <li>Physical Layer Tests</li> <li>AUX PHY and Inrush Tests</li> </ul>	Test Setup
	AUX PHY and Inrush Tests     Dual Mode Tests	Test Setup Incomplete
Show Normative Tests Or	nly	
Connect DisplayPort Test Contro	ller UnigrafDPTC 🔹	Enable Automation
	x86)\Keysight\Infiniium\App Browse	Configure
Run Tests		Launch GUI
♥ 0 Tests Follow instructions to describe your test	environment Connection: UNKNOWN	

Figure 137 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with Mobility DisplayPort 1.0 Standards, select **MyDP 1.0** from the drop-down options in the **Test Specification** area and select **AUX PHY and Inrush Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests. Refer to "Setting Up for AUX PHY and Inrush Tests" on page 679 to know in detail how to set up the DUT for Inrush Tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make

changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.

- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

## Inrush Energy Power Test

Test ID

127000 - Inrush Energy Power Test

Test Overview

The objective of the test is to evaluate the Inrush energy at the power supply input of a power consuming DUT according to the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2

## Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the Configuration Variable.
- 2  $\,$  Generate FUNC1 signal (filtered  $V_d)$  by applying the low-pass filter on the  $V_d$  signal.
- 3 Generate FUNC2 signal (Current) by applying the following equation:

$$Current (I_d) = V_d / R_m$$

4 Generate FUNC3 signal (Power) by applying the following equation:

Power (
$$P_s$$
) =  $I_d * V_s$ 

- 5 Set up the trigger level of V<sub>d</sub> signal and acquire the input signal.
- 6 Identify the first and the last points where the filtered V<sub>d</sub> signal crosses the crossing point.
- 7 Calculate the Inrush Energy Power by summing the area under the power (FUNC3 signal) from the first point to the last point where the filtered V<sub>d</sub> signal crosses the crossing point.
- 8 Calculate the Inrush peak current using the following equation:

where,  $V_{d_Peak}$  is the peak voltage on the  $V_d$  signal from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point (06A \*  $R_m$ ).

- 9 Repeat step 5 to 8 ten times to find the worst case (maximum) of inrush energy power and inrush peak current.
- 10 Report the inrush energy power measurement results.

## PASS Condition

Power Consumer Requirements:

- Evaluated Inrush Energy (mJ) Resultant<sub>ENERGY\_Power\_Consumer</sub> < 0.4mJ</li>
- Evaluated Inrush Current Resultant<sub>PEAK\_CURRENT\_Power\_Consumer</sub>  $\leq$  9 Amps

Test References

See:

For Source:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.5
- VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 6

For Sink:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 3.4
- VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 6

Expected/Observable Results

The measured worst case inrush energy power for the power consuming DUT shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

## Inrush Peak Current Test

Test ID

127001 - Inrush Peak Current Test

Test Overview

The objective of the test is to evaluate the Inrush energy at the power supply input of a power consuming DUT according to the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2

## Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the Configuration Variable.
- 2  $\,$  Generate FUNC1 signal (filtered  $V_d)$  by applying the low-pass filter on the  $V_d$  signal.
- 3 Generate FUNC2 signal (Current) by applying the following equation:

$$Current (I_d) = V_d / R_m$$

4 Generate FUNC3 signal (Power) by applying the following equation:

Power (
$$P_s$$
) =  $I_d * V_s$ 

- 5 Set up the trigger level of V<sub>d</sub> signal and acquire the input signal.
- 6 Identify the first and the last points where the filtered V<sub>d</sub> signal crosses the crossing point.
- 7 Calculate the Inrush Energy Power by summing the area under the power (FUNC3 signal) from the first point to the last point where the filtered V<sub>d</sub> signal crosses the crossing point.
- 8 Calculate the Inrush peak current using the following equation:

where,  $V_{d_Peak}$  is the peak voltage on the  $V_d$  signal from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point (06A \*  $R_m$ ).

- 9 Repeat step 5 to 8 ten times to find the worst case (maximum) of inrush energy power and inrush peak current.
- 10 Report the inrush peak current measurement results.

## PASS Condition

Power Consumer Requirements:

- Evaluated Inrush Energy (mJ) Resultant<sub>ENERGY\_Power\_Consumer</sub> < 0.4mJ</li>
- Evaluated Inrush Current Resultant<sub>PEAK\_CURRENT\_Power\_Consumer</sub> ≤ 9 Amps

Test References

See:

For Source:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.5
- VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 6

For Sink:

- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 3.4
- VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 6

Expected/Observable Results

The measured worst case inrush peak current for the power consuming DUT shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

## 20 SlimPort Source Tests

Overview / 706 Source Eye Diagram Test / 713 Source Total Jitter Test / 720 Source Non-ISI Jitter Test / 725 Source Non Pre-Emphasis Level Test / 730 Source Pre-Emphasis Level Test / 738 Source Non Transition Voltage Range Measurement Test / 746 Source Peak to Peak Voltage Test / 753 Source Main Link Frequency Compliance Test / 758 Source Spread Spectrum Clocking (SSC) Modulation Frequency Test / 764 Source Spread Spectrum Clocking (SSC) Modulation Deviation Test / 770 Source Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative) / 776 Post-Cursor 2 Verification Test (Informative) / 782 Eye Diagram Test (TP3\_EQ) / 788 Total Jitter Test (TP3\_EQ) / 797 Deterministic Jitter Test (TP3\_EQ) / 803 Random Jitter Test (TP3\_EQ) / 809 AC Common Mode Test (Informative) / 814 Intra-Pair Skew Test (Informative) / 819



## Overview

This section describes the normative and informative tests for compliance verification of SlimPort source, sink and cable DUTs.

## Test Point Definition for SlimPort

Five different test points are identified for the physical layer measurement. See Figure 138.




Figure 138 Test Points in a DisplayPort InterConnect System

Table 129 defines the Test Points used for SlimPort Tests:

Test Point	Description
TP1	At the pins of the Transmitter Device
TP2	At the test interface on a test access fixture as close as possible to the DP mated connection to a Source device
TP3	At the test interface on a test access fixture as close as possible to the DP mated connection to a Sink device
TP3_EQ	<ul> <li>At TP3, when a defined cable model with equalizer is applied. There are two defined cable models:</li> <li>Worst Cable Model as defined in VESA DisplayPort 1.2a Standard,</li> <li>Zero length, zero loss cable. The equalizer is also defined in VESA DisplayPort 1.2a</li> </ul>
TP4	Standard At the pins of a receiving device

## Table 129 Test Points for DisplayPort Tests

## Cable Models

The two cable models defined in VESA DisplayPort 1.2a Standard are:

- 1 Worst Case Cable Model—To achieve the TP3\_EQ signal with the worst case cable model:
- · Acquire the signal at TP2.
- Embed the TP2 signal with a "worst case" HBR cable model using an InfiniiSim Waveform Transformation Toolset software to emulate the insertion loss as defined in Figure 4-10 of the VESA DisplayPort 1.2a Standard.
  - For the DisplayPort Compliance Test Application, the "*CIC\_revOp6.s4p*" cable model transfer function is used.

- Finally, apply the HBR or HBR2 equalization using the Serial Data Equalization software as defined in Figure 3-40 (for HBR) and Figure 3-41 (for HBR2) of the VESA DisplayPort 1.2a Standard.
- 2 Zero Length Cable Model—To achieve the TP3\_EQ signal with the zero length cable model:
- Acquire the signal at TP2.
- No cable model is embedded for the Zero Length cable model.
- Finally, apply the HBR or HBR2 equalization using the Serial Data Equalization software as defined in Figure 3-40 (for HBR) and Figure 3-41 (for HBR2) of the VESA DisplayPort 1.2a Standard.

## Equalization

When equalization is required, use the CTLE (Continuous Time Linear Equalization) transfer function, as given in Figure 3-40 (for HBR) and Figure 3-41 (for HBR2) of the VESA DisplayPort 1.2a Standard.

For main link, use the CTLE model with the following transfer function for HBR (2.7 Gbps):

#### The HBR Reference Equalizer transfer function is given by

$$H(s) = \frac{\omega_{p1}\omega_{p2}}{\omega_z} \cdot \frac{s + \omega_z}{(s + \omega_{p1})(s + \omega_{p2})}$$

which has magnitude given by

$$|H(j\omega)| = \frac{\omega_{p1}\omega_{p2}}{\omega_z} \cdot \frac{\sqrt{\omega^2 + \omega_z^2}}{\sqrt{\omega^2 + \omega_{p1}^2} \cdot \sqrt{\omega^2 + \omega_{p2}^2}}$$

where

$$\omega_z = 2\pi (0.725 \times 10^9)$$
$$\omega_{p1} = 2\pi (1.35 \times 10^9)$$
$$\omega_{p2} = 2\pi (2.5 \times 10^9)$$

Figure 139 Transfer Function of the CTLE model for HBR

#### Table 130 CTLE Model for HBR

CTLE Parameter	Worst Case Cable Model	Zero Length Cable Model
Gain	1.0	1.0
Zero Frequency	0.725 GHz	0.725 GHz
Pole 1 Frequency	1.35 GHz	1.35 GHz
Pole 2 Frequency	2.5 GHz	2.5 GHz

For main link, use the CTLE model with the following transfer function for HBR2 (5.4 Gbps):

The HBR2 Reference Equalizer transfer function is given by

$$H(s) = \frac{\omega_{p1}\omega_{p2}\omega_{p3}}{\omega_z} \cdot \frac{s + \omega_z}{(s + \omega_{p1})(s + \omega_{p2})(s + \omega_{p3})}$$

which has magnitude given by

$$|H(j\omega)| = \frac{\omega_{p1}\omega_{p2}\omega_{p3}}{\omega_z} \cdot \frac{\sqrt{\omega^2 + \omega_z^2}}{\sqrt{\omega^2 + \omega_{p1}^2} \cdot \sqrt{\omega^2 + \omega_{p2}^2} \cdot \sqrt{\omega^2 + \omega_{p3}^2}}$$

where

 $\omega z = 2\pi (0.64 \times 10^9)$  for upstream device compliance

and  

$$\omega p 1 = 2\pi (2.7 \times 10^9)$$
  
 $\omega p 2 = 2\pi (4.5 \times 10^9)$   
 $\omega p 3 = 2\pi (13.5 \times 10^9)$ 

Figure 140 Transfer Function of the CTLE model for HBR2

#### Table 131 CTLE Model for HBR2

CTLE Parameter	Worst Case Cable Model	Zero Length Cable Model
Gain	1.0	1.0
Zero Frequency	0.64 GHz	0.64 GHz
Pole 1 Frequency	2.7 GHz	2.7 GHz
Pole 2 Frequency	4.5 GHz	4.5 GHz
Pole 3 Frequency	13.5 GHz	13.5 GHz

For main link, use the following CTLE parameters for HBR25 (6.75 Gbps):

- DC-Gain = 1.0
- Zero = 1 GHz
- Pole1 = 3.75 GHz
- Pole2 = 13.5 GHz
- Pole3 > 13.5 GHz

#### Table 132 CTLE Model for HBR25

CTLE Parameter	Worst Case Cable Model	Zero Length Cable Model
Gain	1.0	1.0
Zero Frequency	1.0 GHz	2.0 GHz
Pole 1 Frequency	5.625 GHz	3.375 GHz
Pole 2 Frequency	13.5 GHz	5.625 GHz
Pole 3 Frequency	13.5 GHz	16.875 GHz

## **Clock Recovery**


When Clock Recovery is required, the clock recovery technique follows the definition of the receiver PLL as defined in Section 3.5.3.5 of the VESA DisplayPort 1.2a Standard. For main link, use the second-order clock recovery function with a closed loop tracking bandwidth and damping factor, with respect to the PRBS7 pattern, as shown in Table 133:

## Table 133 Main Link Second-Order Clock Recovery Function

Bit Rate	Band wid th	Damping Factor
HBR25 (6.75 Gbps)	10 MHZ	1.00
HBR2 (5.4 Gbps)	10 MHz	1.00
HBR (2.7 Gbps)	10 MHz	1.51
RBR (1.62 Gbps)	5.4 MHz	1.51

## Test Point Definition for SlimPort Source Tests

Test the Source DUT at Test Point 2 (TP2) as shown in Figure 141.



#### Figure 141 Test Point 2 Connection for SlimPort Source Tests

Use MyDP Test Fixtures (MyDP-to-DP type or MyDP-to-SMA type) to perform PHY compliance tests specific to SlimPort. Figure 142 shows the layout of a MyDP passive cable adapter or a MyDP protocol converter:




Figure 142 Schematics of SlimPort to SMA Test Fixtures used for PHY Compliance Tests

Table 134 defines the test point fixtures and instruments used for SlimPort (MyDP HBR25) Source Tests:

Table 134 Test Point Fixtures	nd Instruments for SlimPort (MyDP HBR25) Source Tests
-------------------------------	---

Test Requirement	Device Used
Test Point Access Fixture	<ul> <li>Mobility DisplayPort Test Point Adapter</li> <li>For MyDP Connector</li> <li>Wilder Technologies MYDP-TPA-P* <ul> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder</li> <li>Technologies Test Point Adapters.</li> </ul> </li> </ul>
Signal Analyzer	Infiniium Series Oscilloscope

Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests

Perform the following steps before you run the compliance tests on the source device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.

☑ DisplayPort Disp File View Tools	Help		
	et Up   Select Tests   Configure	Connect   Run Tests   Automation   R	esults   Html Report
Set Up	DisplayPort Compliance		
	Source Tests Setup		
Select Tests	Test Specification	Test Selection	
	MyDP HBR25	<ul> <li>Physical Layer Tests</li> <li>AUX PHY and Inrush Tests</li> <li>Dual Mode Tests</li> </ul>	Test Setup Test Setup Incomplete.
	Show Normative Tests Or	-	
	DisplayPort Test Contro	Iller UnigrafDPTC 🗾	Enable Automation
Run Tests	Script File: C:\Program Files (	x86)\Keysight\Infiniium\App Browse	Configure
	Standard DP Test Mode		Launch GUI
✓ 0 Tests Follow in:	structions to describe your test	environment Connection: UNKNOWN	

3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 143).

Figure 143 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with SlimPort Standards, select **MyDP HBR25** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

Probing/Connection Set Up for SlimPort Source Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 144 Sample connection diagram for SlimPort Source Tests

## Source Eye Diagram Test

Test ID

1210001 – Eye Diagram Test

Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	PRBS7

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Eye Diagram Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
⊙ 1 Lane	🔲 6.75 Gbps	C Disabled
C 2 Lanes	🗖 5.4 Gbps	C Enabled
4 Lanes	✓ 2.7 Gbps	Both     Both     Compared     Compa
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	✓ Pre-emphasis 0
🗖 Level 1	🗖 Swing 1	🗖 Pre-emphasis 1
🗖 Level 2	🗹 Swing 2	🔲 Pre-emphasis 2
🗖 Level 3	🗖 Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	Ŧ
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* *

Channel Selection Setup - Differ			
		Channel 1 +	
Legend			
	<< Back	<b>Finish</b> Close	;

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - d Measure the data rate of the input signal.
- 3 Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal using the pattern folding.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 5 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 6 Set up the horizontal waveform histogram on the input signal eye diagram to measure the left edge.
- 7 Set up the parameters for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 8 Measure the eye height of the eye diagram using the Histogram.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Calculate the eye width based on the measured jitter of the eye diagram.
- 11 Check for any signal trajectories that may have entered into the mask.
- 12 Report the measurement results.

## PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 135 shows the voltage and time coordinates for the mask used in the eye diagram.




Figure 145 Eye Mask of Source at 6.75G

Mask Point	Bit Rate	
	Red uced (1.62 Gb/s)	High (2.7 Gb/s)
1	0.127, 0.000	0.210, 0.000
2	0.291, 0.160	0.355, 0.140
3	0.500, 0.200	0.500, 0.175
4	0.709, 0.200	0.645, 0.175
5	0.873, 0.000	0.790, 0.000
6	0.709,-0.200	0.645,-0.175
7	0.500,-0.200	0.500,-0.175
8	0.291,-0.160	0.355,-0.140

Table 135 Eye Diagram Mask Coordinates




Figure 146 The Source Eye Mask

Mask Test: Zero mask failures.

## **Test References**

See:

- SlimPort Compliance Test Specification Version 1, Section 2.1
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-24 for RBR and Table 3-23 for HBR

## Expected/Observable Results

The measured eye diagram for the source degraded signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

## Source Total Jitter Test

Test ID

1220001 - Total Jitter Test

### Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of 10<sup>-9</sup> or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All Voltage Levels supported
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	PRBS7

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
Differential rests	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Total Jitter Test".

UT Definition Setting		
Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	🗖 6.75 Gbps	C Disabled
2 Lanes	🗖 5.4 Gbps	C Enabled
4 Lanes	✓ 2.7 Gbps	● Both
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🔽 Level 0	Swing 0	Pre-emphasis 0
🗖 Level 1	💌 Swing 1	🗌 🔲 Pre-emphasis 1
🗖 Level 2	🔽 Swing 2	📄 🗖 Pre-emphasis 2
Level 3	✓ Swing 3	🗖 Pre-emphasis 3
	<< Back	Next >> Close


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â.
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	+

Differential Pr Channel Sele		 Lane 0 📃
Legend		

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 5 Note the jitter component value from the EZJIT Plus/Complete Software.
- 6 Report the measurement results.

# PASS Condition

Table 136	Total Jitter at Internal and Compliance Points.
14510 100	rotat officir at intomat and oomptianoo rometi

	Transmitter package pin	Transmitter Connector (TP2)
High-bit Rate	e (2.7 Gb/s per lane)	
Ар-р	0.294 UI	0.420 UI
Red uced-bit	Rate (1.62 Gb/s per lane)	
Ар-р	0.180 UI	0.270 UI

UI is Unit Interval.

### Test References

### See:

- SlimPort Compliance Test Specification Version 1, Section 2.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

### Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Non-ISI Jitter Test

Test ID

1230001 – Non-ISI Jitter Test

Test Overview

The objective of the test is to evaluate the amount of Non ISI jitter accompanying the data transmission.

The jitter is separated into each jitter components based on the Dual-Dirac Model:

 $TJ = DJ_{dd} + n^* RJ_{rms}$ 

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Non-ISI Jitter Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	RBR, HBR
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All Voltage Levels supported
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	PRBS7

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non-ISI Jitter Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	🗌 6.75 Gbps	O Disabled
C 2 Lanes	🗖 5.4 Gbps	C Enabled
4 Lanes	☑ 2.7 Gbps	Soth
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	✓ Pre-emphasis 0
🗖 Level 1	🗹 Swing 1	🔲 Pre-emphasis 1
Level 2	🔽 Swing 2	🔲 Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	Ŧ
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* *

Channel Selection Setup - Differ			
		Channel 1 +	
Legend			
	<< Back	<b>Finish</b> Close	;

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 5 Note the jitter component value from the EZJIT Plus/Complete Software.
- 6 Calculate the Non ISI jitter using the following equation:
  - Non ISI Jitter = TJ ISI
- 7 Report the measurement results.

## PASS Condition

Table 137 Non-ISI Jitter at Internal and Compliance Poi	nts.
---	------

	Transmitter package pin	Transmitter Connector (TP2)
High-bit Rat	e (2.7 Gb/s per lane)	
A <sub>p-p</sub>	0.260 UI	0.276 UI
Red uced-bit	Rate (1.62 Gb/s per lane)	
A <sub>p-p</sub>	0.160 UI	0.210 UI

UI is Unit Interval.

### **Test References**

See:

- SlimPort Compliance Test Specification Version 1, Section 2.1
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.11
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

### Expected/Observable Results

The measured Non ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Non Pre-Emphasis Level Test

Test ID

## For RBR and HBR:

- 1261001 Non Pre-Emphasis Level Test (Swing 1/Swing 0)
- 1262001 Non Pre-Emphasis Level Test (Swing 2/Swing 1)
- 1263001 Non Pre-Emphasis Level Test (Swing 3/Swing 2)

## For HBR2 and HBR25:

- 1264101 Non Pre-Emphasis Level Test (Swing 2/Swing 0)
- 1262101 Non Pre-Emphasis Level Test (Swing 2/Swing 1)
- 1263101 Non Pre-Emphasis Level Test (Swing 3/Swing 2)

## Test Overview

The objective of this test is to ensure that the system budget elements are obeyed and to ensure that the level settings are monotonic so that the sink relies on the source to incrementally increase upon request by the sink.

# Test Conditions for Non Pre-Emphasis Level Test

Test Parameter	Condition	
Test Point	TP2	
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR25)	
SSC	Both SSC Conditions are supported (SSC Enabled and SSC Disabled)	
Voltage Level	All voltage levels supported	
Pre-Emphasis Level	Level 0	
Post-Cursor2 Level	Level 0	
Test Lane	Lane 0	
Test Pattern	RBR, HBR – PRBS7 HBR2 and HBR25 – PLTPAT	

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type:	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
Differential Tests 📃 💌	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non Pre-Emphasis Level Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
⊙ 1 Lane	☑ 6.75 Gbps	C Disabled
C 2 Lanes	✓ 5.4 Gbps	C Enabled
C 4 Lanes	☑ 2.7 Gbps	Both
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	Pre-emphasis 0
Level 1	🔽 Swing 1	🗌 🔲 🗖 Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	🗌 🗌 Pre-emphasis 2
🗖 Level 3	☑ Swing 3	Pre-emphasis 3
IBR2 Preferred Setting #	vith Cable HBR2P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC20 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description		
lder Tech MYDP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â	
De-Embed Fixture	Please select the Fixture Type	-	
Connection Type	Description		
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î	
No of Channels	Description		
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	+	

Differential Probe Channel Selection	
	Lane 0 Channel 1 -
Legend	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 For Voltage Level A with no pre-emphasis level:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - b Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
    - iv Measure the data rate of the input signal.
  - *c* Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
    - V<sub>H</sub> 10111111
    - V<sub>L</sub> 1010000
    - ii For a given voltage level and pre-emphasis level 0 (non pre-emphasis level):
    - The transition voltage measurement,  $V_{T_Lvl0_H}$  and  $V_{T_Lvl0_L}$  are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement, V<sub>N\_LVI0\_H</sub> is the average of the High voltage over three UI ending at the 50% point of the 6<sup>th</sup> bit of the seven successive transmitted ones of the pattern while V<sub>N\_LVI0\_L</sub> is the average of the Low voltage over two UI ending at the 50% point of the 4<sup>th</sup> bit of the four successive transmitted zeros of the pattern.




Figure 147 High Voltage measurement for RBR and HBR




Figure 148 Low Voltage measurement for RBR and HBR

- e For HBR2 and HBR25 using the test pattern PLTPAT:
  - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level 0 (non pre-emphasis level):
  - The transition voltage measurement, V<sub>T\_Lvl0\_H</sub> and V<sub>T\_Lvl0\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N\_L vl0\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N\_L vl0\_L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 149 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.

*j* Calculate the peak-to-peak value of the transition voltage using the equation:

$$V_{T_Lvl0_PP} = V_{T_Lvl0_H} - V_{T_Lvl0_L}$$

*k* Calculate the peak-to-peak value of the non-transition voltage using the equation:

- 2 Repeat Step 1 for Voltage Level B with no pre-emphasis level.
- 3 Calculate the non pre-emphasis level output voltage ratio using the equation:

Non Pre-Emphasis Level = 20 \* Log<sub>10</sub>[Voltage Level A V<sub>N Lvl0 PP</sub> / Voltage Level B V<sub>N Lvl0 PP</sub>]

4 Report the measurement results.

# PASS Condition

For each level setting testes, the following equation should be used:

Resultant = 20 \* Log<sub>10</sub>[Voltage<sub>Peak-Peak\_LevelA</sub> / Voltage<sub>Peak-Peak\_LevelB</sub>]

Measurement#	Voltage <sub>Peak-Peak_LevelA</sub>	Voltage <sub>Peak-Peak_LevelB</sub>	
BR & HBR			
1	Level 1 (0 dB Pre-emphasis nominal)	Level 0 (0 dB Pre-emphasis nominal)	
2	Level 2 (0 dB Pre-emphasis nominal)	Level 1 (0 dB Pre-emphasis nominal)	
3*	Level 3 (0 dB Pre-emphasis nominal)	Level 2 (0 dB Pre-emphasis nominal)	
HBR2 and HBR25			
4	Level 2 (0 dB Pre-emphasis nominal)	Level 0 (0 dB Pre-emphasis nominal)	
5	Level 2 (0 dB Pre-emphasis nominal)	Level 1 (0 dB Pre-emphasis nominal)	
6*	Level 3 (0 dB Pre-emphasis nominal)	Level 2 (0 dB Pre-emphasis nominal)	

Table 138	Compared Levels
Tuble 100	oomparea Levels

The resultants specifications are as identified below:

Measurement 1: 0.8 dB  $\leq$  Resultant  $\leq$  6.0 dB

Measurement 2: 0.1 dB  $\leq$  Resultant  $\leq$  5.1 dB

Measurement 3: 0.8 dB  $\leq$  Resultant  $\leq$  6.0 dB

Measurement 4: 5.2 dB  $\leq$  Resultant  $\leq$  6.9 dB

Measurement 5: 1.6 dB  $\leq$  Resultant  $\leq$  3.5 dB

Measurement 6: 1 dB  $\leq$  Resultant  $\leq$  4.4 dB

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
	Ratio of Output Voltage Level 1/Level 0	0.8	-	6.0	dB	
V <sub>TX-OUTPUT-RATIO_RBR_HBR</sub>	Ratio of Output Voltage Level 2/Level 1	0.1	-	5.1	dB	Measured on non-transition bits at Pre-emphasis level 0 setting
	Ratio of Output Voltage Level 3/Level 2	0.8	-	6.0	dB	
	Ratio of Output Voltage Level 2/Level 0	5.2	-	6.9	dB	
V <sub>TX-OUTPUT-RATIO_HBR2</sub>	Ratio of Output Voltage Level 2/Level 1	1.6	-	3.5	dB	Measured on non-transition bits at Pre-emphasis level 0 setting
	Ratio of Output Voltage Level 3/Level 2	1	-	4.4	dB	

#### Table 139 DisplayPort Main Link Transmitter TP2 Parameters

Test References

See:

- SlimPort Compliance Test Specification Version 1, Section 2.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

Expected/Observable Results

The measured output voltage level ratio of the non pre-emphasis level test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Pre-Emphasis Level Test

Test ID

For RBR and HBR:

• 1270001 – Pre-Emphasis Level Test

For HBR2 and HBR25:

• 1270501 – Pre-Emphasis Level Test

## Test Overview

The objective of this test is to evaluate the effect of pre-emphasis of the source waveform by measuring the peak differential amplitude to assure accuracy of the pre-emphasis settings.

# Test Conditions for Pre-Emphasis Level Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR25)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels are supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	RBR, HBR – PRBS7 HBR2, HBR25 – PLTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
Differential rests	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Pre-Emphasis Level Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	☑ 6.75 Gbps	C Disabled
C 2 Lanes	✓ 5.4 Gbps	C Enabled
4 Lanes	✓ 2.7 Gbps	Both
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
☑ Level 0	☑ Swing 0	Pre-emphasis 0
Level 1	🔽 Swing 1	Pre-emphasis 1
🗖 Level 2	🔽 Swing 2	Pre-emphasis 2
🗖 Level 3	Swing 3	Pre-emphasis 3
HBR2 Preferred Setting #	vith Cable HBR2P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC20 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	+

Differential Pr Channel Sele		 Lane 0 📃
Legend		

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 For a given Voltage Level and a Pre-Emphasis Level X:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - b Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
    - iv Measure the data rate of the input signal.
  - *c* Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
    - V<sub>H</sub> 10111111
    - V<sub>L</sub> 1010000
    - ii For a given voltage level and pre-emphasis level (LvIX):
    - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement, V<sub>N\_LVIX\_H</sub> is the average of the High voltage over three UI ending at the 50% point of the  $6^{th}$  bit of the seven successive transmitted ones of the pattern while V<sub>N\_LVIX\_L</sub> is the average of the Low voltage over two UI ending at the 50% point of the  $4^{th}$  bit of the four successive transmitted zeros of the pattern.




Figure 150 High Voltage measurement for RBR and HBR




Figure 151 Low Voltage measurement for RBR and HBR

- e For HBR2 and HBR25 using the test pattern PLTPAT:
  - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level (LvlX):
  - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N\_LvIX\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N\_LvIX\_L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 152 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.

*j* Calculate the peak-to-peak value of the transition voltage using the equation:

$$V_{T_LvlX_PP} = V_{T_LvlX_H} - V_{T_LvlX_L}$$

k Calculate the peak-to-peak value of the non-transition voltage using the equation:

*l* Calculate the pre-emphasis level using the equation:

Pre-Emphasis<sub>LvlX</sub> = 20 \* Log<sub>10</sub>[V<sub>T LvlX PP</sub> / V<sub>N LvlX PP</sub>]

- 2 For Pre-Emphasis Level 0 (no pre-emphasis level), the result for Pre-Emphasis<sub>Lvl0</sub> is compared with the maximum pre-emphasis disabled limit.
- 3 Repeat Step 1 for the next Pre-Emphasis level and for each Pre-Emphasis levels, compare the pre-emphasis delta with the pre-emphasis delta limits.
- 4 Calculate the pre-emphasis delta using the equation:
  - Pre-Emphasis Delta (Level 1 vs Level 0) = Pre-Emphasis<sub>Lvl0</sub> Pre-Emphasis<sub>Lvl0</sub>
  - Pre-Emphasis Delta (Level 2 vs Level 1) = Pre-Emphasis<sub>Lvl2</sub> Pre-Emphasis<sub>Lvl1</sub>
  - Pre-Emphasis Delta (Level 3 vs Level 2) = Pre-Emphasis<sub>1 v13</sub> Pre-Emphasis<sub>1 v13</sub>
- 5 Report the measurement results.

### PASS Condition

Pre-emphasis values for the Level 0 (OFF) state (Normative)

Level 0 (OFF) Pre-emphasis measurement:

Resultant =  $20 \times \text{Log} [\text{Voltage}_{T \text{Lvl0 PP}} / \text{Voltage}_{N \text{Lvl0 PP}}]$  for all supported levels.

Level 0 (OFF) Pre-emphasis Measurement condition: +0.25 dB ≥ Resultant

Pre-emphasis Delta values for:

- a Level 1 vs. Level 0 Pre-emphasis settings (NORMATIVE)
- *b* Level 2 vs. Level 1 Pre-emphasis settings (NORMATIVE)
- c Level 3 vs. Level 2 Pre-emphasis settings (NORMATIVE)

Pre-emphasis Delta measurements:

• Level 1 vs. Level 0

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20 * \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl1\_PP} / \mbox{Voltage}_{N\_Lvl0\_PP} \right] - 20 * \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl0\_PP} / \mbox{Voltage}_{N\_Lvl0\_PP} \right] \\ \mbox{Voltage}_{N\_Lvl0\_PP} \left[ \mbox{for Voltage} \mbox{Swing Levels 0, 1 and 2.} \right] \end{array}$ 

Level 2 vs. Level 1

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20* Log \left[ \mbox{Voltage}_{T\_Lvl2\_PP} / \mbox{Voltage}_{N\_Lvl2\_PP} \right] - 20* Log \left[ \mbox{Voltage}_{T\_Lvl1\_PP} / \mbox{Voltage}_{N\_Lvl1\_PP} \right] \\ \mbox{Voltage} \left[ \mbox{Voltage}_{N\_Lvl1\_PP} \right] \mbox{for Voltage} \\ \mbox{Swing Levels 0 and 1.} \end{array}$ 

• Level 3 vs. Level 2

 $\label{eq:resultant} \begin{array}{l} \mbox{Resultant} = 20* \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl3\_PP} / \mbox{Voltage}_{N\_Lvl3\_PP} \right] - 20* \mbox{Log} \left[ \mbox{Voltage}_{T\_Lvl3\_PP} / \mbox{Voltage}_{N\_Lvl2\_PP} \right] \\ \mbox{Voltage}_{N\_Lvl2\_PP} \left[ \mbox{for Voltage} \mbox{Swing Level 0, if supported.} \right] \end{array}$ 

	TP2 (TX External Connector - Normative)					
Symbol	Parameter	Min	Nom	Max	Unit	Comments
V <sub>TX-PREEMP-OFF</sub>	Maximum Pre-emphasis when disabled	-	-	0.25	dB	Pre-emphasis Level 0 setting must not show any pre-emphasis at TP2 to prevent link training issues.
	Delta of Pre-emphasis Level 1 vs. Level 0	2	-	-	dB	Applies to all valid voltage settings. Measured at
V <sub>TX-PREEMP-DELTA</sub>	Delta of Pre-emphasis Level 2 vs. Level 1	1.6	-	-	dB	Pre-emphasis Post Cursor2 Level 0.
	Delta of Pre-emphasis Level 3 vs. Level 2	1.6	-	-	dB	<ul> <li>Support for Pre-emphasis</li> <li>Level 3 is optional.</li> </ul>

## Table 140 DisplayPort Main Link Transmitter TP2 Parameters

## Test References

See:

- SlimPort Compliance Test Specification Version 1, Section 2.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

## Expected/Observable Results

The measured pre-emphasis level or pre-emphasis delta for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Non Transition Voltage Range Measurement Test

Test ID

## For RBR and HBR:

- 1272001 Non Transition Voltage Range Measurement (Swing 0)
- 1273001 Non Transition Voltage Range Measurement (Swing 1)
- 1274001 Non Transition Voltage Range Measurement (Swing 2)

## For HBR2 and HBR25:

- 1272101 Non Transition Voltage Range Measurement (Swing 0)
- 1273101 Non Transition Voltage Range Measurement (Swing 1)
- 1274101 Non Transition Voltage Range Measurement (Swing 2)

## Test Overview

The objective of this test is to evaluate the effect of pre-emphasis of the source waveform by measuring the peak differential amplitude to assure accuracy of the pre-emphasis settings. Comparisons are also made for the Level 0 transition state as well as non-transition levels.

## Test Conditions for Non Transition Voltage Range Measurement Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR25)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels are supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	RBR, HBR – PRBS7 HBR2, HBR25– PLTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type:	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
Differential Tests 📃 💌	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non Transition Voltage Range Measurement Test".

• 1 Lane           ✓ 6.75 Gbps           ⊂ Disabled             ○ 2 Lanes           ✓ 5.4 Gbps           ⊂ Disabled             ○ 4 Lanes           ✓ 2.7 Gbps           ⓒ Both             ✓ 1.62 Gbps           ✓ 1.62 Gbps           ♥ Pre-Emphasis Le             ✓ Level 0           ✓ Swing 0           ✓ Pre-emphasis             ✓ Level 1           ✓ Swing 1           ✓ Pre-emphasis             ✓ Level 2           ✓ Swing 2           ✓ Pre-emphasis	• 1 Lane           • 6.75 Gbps           • Disabled             • 2 Lanes           • 5.4 Gbps           • Disabled             • 4 Lanes           • 2.7 Gbps           • Both             • 2.7 Gbps           • 1.62 Gbps           • Pre-Emphasis Leve             • Level 0           • Swing 0           • Pre-emphasis 1             • Level 1           • Swing 2           • Pre-emphasis 3             • Level 3           • Swing 3           • Pre-emphasis 3	Lane Setting	Bit Rate	Spread Spectrum Clocking
Image: Second point of the s	Image: Strategy of the strateg	I Lane	✓ 6.75 Gbps	<u>−</u>
Image: Construction of the second	Image: Construction of the sector of the	C 2 Lanes	✓ 5.4 Gbps	C Enabled
Voltage Swing     Pre-Emphasis Le       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system     Image: Description of the system       Image: Description of the system	Post Cursor 2 Level       Voltage Swing         Image: Level 0       Image: Swing 0         Image: Level 1       Image: Swing 1         Image: Level 2       Image: Swing 2         Image: Level 3       Image: Swing 2         Image: BR2 Preferred Setting with Cable       HBR2 Preferred Setting with No Call	4 Lanes	☑ 2.7 Gbps	Soth
Image: Second	✓ Level 0       ✓ Swing 0         △ Level 1       ✓ Swing 1         △ Level 2       ✓ Swing 2         △ Level 3       ✓ Swing 3         BR2 Preferred Setting with Cable       HBR2 Preferred Setting with No Call		✓ 1.62 Gbps	
Level 1     Image: Swing 1     Image: Pre-emphasis       Level 2     Image: Swing 2     Image: Pre-emphasis	Level 1       Image: Swing 1       Image: Pre-emphasis 1         Level 2       Image: Swing 2       Image: Pre-emphasis 2         Level 3       Image: Pre-emphasis 3         BR2 Preferred Setting with Cable       HBR2 Preferred Setting with No Call	Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 2 🔽 Swing 2 🖓 Pre-emphasis	Level 2       Image: Swing 2         Level 3       Image: Swing 2         BR2 Preferred Setting with Cable       HBR2 Preferred Setting with No Call	☑ Level 0	Swing 0	Pre-emphasis 0
	Evel 3     Swing 3       BR2 Preferred Setting with Cable     HBR2 Preferred Setting with No Call	🗆 Level 1	🔽 Swing 1	Pre-emphasis 1
Level 3	BR2 Preferred Setting with Cable HBR2 Preferred Setting with No Ca	🗆 Level 2	🔽 Swing 2	Pre-emphasis 2
		Level 3	Swing 3	Pre-emphasis 3
BR2 Preferred Setting with Cable HBR2 Preferred Setting with No	Swing 2/ Pre-emphasis 0/ PC2 0 💌 Swing 2/ Pre-emphasis 0/ PC2 0 💌	IBR2 Preferred Setting	with Cable HBR2 Pi	eferred Setting with No Cab
Swing 2/ Pre-emphasis 0/ PC2 0 💌 Swing 2/ Pre-emphasis 0/ PC2 0		Swing 2/ Pre-emphasis 0/	PC20 💌 Swing:	2/ Pre-emphasis 0/ PC2 0 💌

4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Test Connection Setup		
Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	<b>^</b>
	t	
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Channel 1 -
Legend	
	K Sack Finish Close

5 On the **Channel Selection Setup** window, assign channels to lanes.

- 6 Click **Finish**. The **Set Up** tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.

🖾 DisplayPort D		<b>—</b> ×
File View Tool:	s Help	
🗅 📽 🖬 🛛 🖬	M 📑 F 🛛 🙆 🕤 🚺	
Task Flow	Set Up Select Tests Configure Connect Run Tests Automation Results Html Report	
Set Up	E □ O Source Tests (PRBS 7)	
	😟 🗆 🗖 🔿 3.3 Peak to Peak Voltage	
$\vee$	🕀 🗆 🔲 🔘 3.1 Eye Diagram	
	🗄 🖳 🔘 3.1 Eye Diagram(TP3_EQ)	
Select Tests	庄 🗆 🔲 🔘 3.12 Total Jitter	
	🗈 🗆 🖸 3.11 Non-ISI Jitter	=
	🗈 🗆 🔲 🔿 3.2 Non-PreEmphasis Level	
	🖻 🖳 🔘 3.3 Pre-Emphasis Level	
Configure	🔤 🖂 Lane 0 - Pre-Emphasis Level Test	
	🖻 🔽 🔘 Lane 0 - Non-Transition Voltage Range Measurement	
Connect	🛛 🔽 🔿 Lane 0 - Non-Transition Voltage Range Measurement (Swing 2)	
	🖻 🖳 🔘 Source Tests (D10.2)	-
$ \downarrow \downarrow \downarrow$	Test: Lane 0 - Non-Transition Voltage Range Measurement (Swing 0)	
Run Tests	Pass Limits: Non-Transition Voltage Range >= 850 m Description: This test evaluates the effect of pre-emphasis of the source waveform measuring peak differential amplitude assuring accuracy of pre-emphasis setting. Limit Set: SlimPort Compliance Test Specification Version 1 Official Test Limit Reference: DisplayPort CTS Sec. 3.3: Table 3.10 VESA DisplayPort Standard specification	*
	=== Margin Formula: === Margin = ( ( Actual - Min ) /   Min   ) * 100%	Ŧ
☑ 3 Tests Check	the test(s) you would like to run Connection: UNKNOWN	1.

8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 For a given Voltage Level, repeat the following steps for all pre-emphasis levels subjected to constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - *b* Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
    - iv Measure the data rate of the input signal.
  - *c* Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* For RBR and HBR using the test pattern PRBS7:
    - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
    - V<sub>H</sub> 10111111
    - V<sub>I</sub> 1010000
    - ii For a given voltage level and pre-emphasis level (LvIX):
    - The transition voltage measurement,  $V_{T\_LvIX\_H}$  and  $V_{T\_LvIX\_L}$  are the average values over the 40% to 70% UI points in the transition bit.
    - The non-transition voltage measurement,  $V_{N\_LvIX\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 6<sup>th</sup> bit of the seven successive transmitted ones of the pattern while  $V_{N\_LvIX\_L}$  is the average of the Low voltage over two UI ending at the 50% point of the 4<sup>th</sup> bit of the four successive transmitted zeros of the pattern.




Figure 153 High Voltage measurement for RBR and HBR




Figure 154 Low Voltage measurement for RBR and HBR

- e For HBR2 and HBR25 using the test pattern PLTPAT:
  - i The qualifying pattern in the test pattern PRBS7 for  $V_H$  and  $V_I$  is:
  - V<sub>H</sub> 011111
  - V<sub>L</sub> 100000
  - ii For a given voltage level and pre-emphasis level (LvlX):
  - The transition voltage measurement, V<sub>T\_LvIX\_H</sub> and V<sub>T\_LvIX\_L</sub> are the average values over the 40% to 70% UI points in the transition bit.
  - The non-transition voltage measurement,  $V_{N\_LvIX\_H}$  is the average of the High voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted ones of the pattern while  $V_{N\_LvIX\_L}$  is the average of the Low voltage over three UI ending at the 50% point of the 5<sup>th</sup> bit of the five successive transmitted zeros of the pattern.




Figure 155 High Voltage and Low Voltage measurement for HBR2

- f Fold the pattern of the input signal based on the qualifying pattern for V<sub>H</sub>, as shown above.
- *g* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the High voltage.
- h Fold the pattern of the input signal based on the qualifying pattern for V<sub>L</sub>, as shown above.
- *i* Set up the vertical waveform histogram on the input signal at the point specified earlier, so as to measure the transition voltage and the non-transition voltage of the Low voltage.
- *j* Calculate the peak-to-peak value of the transition voltage using the equation:

 $V_{T_LvlX_PP} = V_{T_LvlX_H} - V_{T_LvlX_L}$ 

k Calculate the peak-to-peak value of the non-transition voltage using the equation:

$$V_{N_{LVIX_{PP}}} = V_{N_{LVIX_{H}}} - V_{N_{LVIX_{I}}}$$

2 Calculate the non transition voltage range using the equation:

Non Transition Voltage Range = Minimum  $[(V_N LVIX PP) / (V_N LVIO PP)]$ 

where,  $V_{N\_LvIX\_PP}$ ) refers to all supported pre-emphasis levels (Level1, Level2, Level3 and so on up to Level X).

3 Report the measurement results.

#### PASS Condition

Non-Transition Voltage Range Measurements

For Level 2 voltage setting: Resultant  $\geq$  0.708 OR 20\*log(Resultant) > -3dB

For Level 1 voltage setting: Resultant  $\geq$  0.708 OR 20\*log(Resultant) > -3dB

For Level 0 voltage setting: Resultant  $\geq$  0.85 OR 20\*log(Resultant) > -1.4dB

## Table 141 DisplayPort Main Link Transmitter TP2 Parameters

	TP2 (TX Exter	nal Conne	ctor - Norm	ative)		
Symbol	Parameter	Min	Nom	Max	Unit	Comments
	Non-transition reduction Output Voltage Level 2	-	-	3	dB	V <sub>TX-DIFF</sub> at each non-zero nominal pre-emphasis level
V <sub>TX-DIFF_REDUCTION</sub>	Non-transition reduction Output Voltage Level 1	-	-	3	dB	must not be lower than the specified amount less than
	Non-transition reduction Output Voltage Level O	-	-	1.4	dB	<ul> <li>V<sub>TX-DIFF</sub> at the zero nominal pre-emphasis level.</li> </ul>

## Test References

### See:

- SlimPort Compliance Test Specification Version 1, Section 2.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

## Expected/Observable Results

The measured output voltage level reduction of the non transition bit for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Peak to Peak Voltage Test

Test ID

For RBR and HBR:

• 1266001 – Peak to Peak Voltage Test

For HBR2 and HBR25:

• 1266101 – Peak to Peak Voltage Test

Test Overview

The objective of this test is to evaluate the maximum differential peak to peak voltage.

Test Conditions for Peak to Peak Voltage Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR25)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels are supported with constraints specified in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	RBR, HBR – PRBS7 HBR2, HBR25– PLTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID  Device Type:  Source  Description  Device Type:  DisplayPort compliance application	Device ID	Comments
Source	Operator ID Project ID	
Test Type: DisplayPort compliance application defines three categories for the type of device(s)		
(1) Source	Test Type:	DisplayPort compliance application defines three categories for the type of device(s).
	Differential Tests 👤	of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Peak to Peak Voltage Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	☑ 6.75 Gbps	C Disabled
2 Lanes	✓ 5.4 Gbps	C Enabled
4 Lanes	☑ 2.7 Gbps	Both
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	🗹 Swing 0	Pre-emphasis 0
🗆 Level 1	🔽 Swing 1	🔽 Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	🛛 🔽 Pre-emphasis 2
Level 3	🔽 Swing 3	✓ Pre-emphasis 3
HBR2 Preferred Setting w	ith Cable HBR2F	Preferred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC2 0 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	+

Differential Probe Channel Selection		
		Channel 1 -
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - d Measure the data rate of the input signal.
- 3 Measure the maximum and minimum voltage of the input signal.
- 4 Calculate the peak to peak voltage using the equation:

Peak to Peak Voltage = Maximum Voltage - Minimum Voltage

5 Report the measurement results.

### PASS Condition

For all Data Rates:

Maximum Differential Peak to Peak Voltage  $\leq$  1.38V.

#### Table 142 DisplayPort Main Link Transmitter TP2 Parameters

	TP2 (TX Extern	nal Connec	ctor - Norm	native)		
Symbol	Parameter	Min	Nom	Max	Unit	Comments
V <sub>TX-DIFFp-p_MAX</sub>	Max Output Voltage Level	-	-	1.38	V	For all Output Level and Pre-emphasis combinations.

Test References

See:

- SlimPort Compliance Test Specification Version 1, Section 2.1
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.3
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

## Expected/Observable Results

The measured peak to peak voltage for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Main Link Frequency Compliance Test

Test ID

12193001 – Main Link Frequency Compliance

### Test Overview

The objective of this test is to ensure that the average data rate under all conditions does not exceed the minimum and maximum values as set by the VESA DisplayPort 1.2a Standard.

Test Conditions for Main Link Frequency Compliance Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR25)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type:	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
Differential Tests 📃 💌	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Main Link Frequency Compliance Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
⊙ 1 Lane	☑ 6.75 Gbps	O Disabled
C 2 Lanes	✓ 5.4 Gbps	C Enabled
C 4 Lanes	☑ 2.7 Gbps	Both     Both     Compared to the second se
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
🔽 Level 0	Swing 0	Pre-emphasis 0
Level 1	🗖 Swing 1	📔 📄 🗖 Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
IBR2 Preferred Setting	with Cable HBR2Pr	eferred Setting with No Cal
Swing 2/ Pre-emphasis 0,	/ PC2 0 💌 🛛 Swing 2	2/ Pre-emphasis 0/ PC2 0 💌
	,	


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
Ider Tech MYDP-TPA-P 🗸	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* 
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* 

Differential Probe Channel Selection		Lane 0 Channel 1
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to filter the unit interval measurement trend with 3dB corner frequency of 1.98 MHz.
- 5 Set up the parameters for the verification of the existence of SSC in the input signal.
  - a Create FUNC2 signal, which is the magnify signal of the unit interval measurement trend.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the maximum and the minimum measurement levels for the FUNC2 magnified unit interval measurement trend.
  - *d* Set up two frequency measurement levels for the FUNC2 magnified unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - *e* For SSC Enabled Test condition, check the measured frequency to verify the existence of SSC in the input signal.
- 6 Clear all measurements.
- 7 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 8 Set up the parameters for the unit interval and data rate measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up the data rate or clock recovery rate (CDR rate) for the input signal.
  - f Acquire the signal for 10 SSC Cycles.
  - g Get the mean value for the data rate measurement.

- 9 For the test condition "SSC Enabled", set up the parameter of the SSC measurement:
  - a Set up the memory depth and time-base to display one complete SSC cycle based on the measured SSC modulation frequency in Step 5.
  - *b* Acquire the signal with one complete SSC cycle.
  - c Get the minimum of FUNC2 filtered unit interval measurement trend to calculate the maximum data rate:

Maximum Data Rate = 1 / (Minimum Unit Interval)

*d* Get the maximum of FUNC2 filtered unit interval measurement trend to calculate the minimum data rate:

Minimum Data Rate = 1 / (Maximum Unit Interval)

- e Repeat steps b, c and d until you acquire 10 SSC Cycles.
- *f* Calculate the mean value for the maximum and minimum data rates.
- 10 Report the measurement results.

# PASS Condition

Maximum Data Rate (Frequency Max<sub>ppm</sub>) ≤ 300 ppm

Minimum Data Rate (Frequency  $Min_{ppm}$ )  $\geq$  -5300 ppm

#### Table 143 DisplayPort Main Link Transmitter TP2 Parameters

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
f <sub>HBR2</sub>	Frequency for High Bit Rate 2	5.37138	5.4	5.40162	Gbps	Frequency high limit =
f <sub>HBR</sub>	Frequency for High Bit Rate	2.68569	2.7	2.70081	Gbps	+300ppm Frequency low limit =
f <sub>RBR</sub>	Frequency for Reduced Bit Rate	1.611414	1.62	1.620486	Gbps	-5300ppm

### **Test References**

See:

- SlimPort Compliance Test Specification Version 1, Section 2.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.14
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-16

### Expected/Observable Results

The measured data rate for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Spread Spectrum Clocking (SSC) Modulation Frequency Test

Test ID

12170001 - SSC Modulation Frequency Test

# Test Overview

The objective of this test is to evaluate the frequency of the SSC modulation and to validate that the frequency is within specification limits. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles. Calculate the SSC modulation frequency from the average of the measured SSC modulation frequency for each cycle.

Test Conditions for SSC Modulation Frequency Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR, HBR2 or HBR25)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane O
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
Differential rests	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for SSC Modulation Frequency Test".

Image: Level 0       Swing 0         Level 1       Swing 1         Level 2       Swing 2         Level 3       Swing 3	Lane Setting	Bit Rate	Spread Spectrum Clocking
G     4 Lanes     □     2.7 Gbps     □     0     Both       □     2.7 Gbps     □     □     1.62 Gbps     □     0       □     Level 0     □     Swing 0     □     □     Pre-Emphasis 1       □     Level 1     □     Swing 1     □     Pre-emphasis 2       □     Level 2     □     Swing 3     □       □     Level 3     □     Pre-emphasis 2       □     Swing 3     □     □	⊙ 1 Lane	✓ 6.75 Gbps	O Disabled
Image: Second Sector	C 2 Lanes	🗖 5.4 Gbps	Enabled
Post Cursor 2 Level       Voltage Swing         Image: Level 0       Swing 0         Level 1       Swing 1         Level 2       Swing 2         Level 3       Swing 3	C 4 Lanes	🗌 2.7 Gbps	C Both
Image: Level 0       Swing 0         Level 1       Swing 1         Level 2       Swing 2         Level 3       Swing 3		🗖 1.62 Gbps	
Image: Section of the section of th	Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
Level 2       Image: Swing 2       Image: Pre-emphasis 2         Level 3       Image: Swing 3       Image: Pre-emphasis 3         BR2 Preferred Setting with Cable       HBR2 Preferred Setting with No C	Level 0	🗖 Swing 0	Pre-emphasis 0
Image: Section of the section of t	🗆 Level 1	🗖 Swing 1	📄 📄 🗖 Pre-emphasis 1
BR2 Preferred Setting with Cable HBR2 Preferred Setting with No C	🗖 Level 2	🔽 Swing 2	📕 🔲 🗖 Pre-emphasis 2
	Level 3	🗆 Swing 3	Pre-emphasis 3
Cuite 21 December 21 DC2 0	BR2 Preferred Setting #	vith Cable HBR2 F	Preferred Setting with No Ca
Swing 2/ Pre-emphasis U/ PL2 U 🔄 📋 Swing 2/ Pre-emphasis U/ PL2 U 🔄	Swing 2/ Pre-emphasis 0/	PC20 👻 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	+

Differential Prob Channel Selectio			
			Lane 0
Legend			
	<< E	Back Finis	n Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 5 Set up the parameters for the frequency measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up two frequency measurements for the FUNC2 filtered unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - f Get the frequency measurement of the FUNC2 filtered unit interval measurement trend.
  - g Acquire the signal for 10 SSC Cycles.
- 6 Get the mean value for the SSC Modulation frequency.
- 7 Report the measurement results.

# PASS Condition

30kHz  $\leq$  SSC Modulation Frequency (f<sub>SSC</sub>)  $\leq$  33kHz

#### Table 144 DisplayPort Main Link Transmitter TP2 Parameters

	TP2 (TX Extern	nal Connec	ctor - Norn	native)		
Symbol	Parameter	Min	Nom	Мах	Unit	Comments
Down_Spread_Frequency	Link clock down-spreading frequency	30	-	33	kHz	Range: 30kHz ~ 33kHz when down-spread enabled

# Test References

# See:

- SlimPort Compliance Test Specification Version 1, Section 2.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.15
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-16

### Expected/Observable Results

The measured SSC modulation frequency for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Spread Spectrum Clocking (SSC) Modulation Deviation Test

Test ID

12180001 - SSC Modulation Deviation Test

Test Overview

The objective of this test is to evaluate the range of SSC down-spreading of the transmitter signal in ppm and to validate that the values are within specification limits. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles. For each cycle, the minimum and maximum data rate is evaluated. Calculate the SSC modulation deviation from the average of the maximum minus the average of the minimum using the equation:

SSC Modulation Deviation = {[Average (Maximum Data Rate) - Average (Minimum Data Rate)] / Nominal Data Rate}\*1e6

Test Conditions for SSC Modulation Deviation Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR, HBR2 or HBR25)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
Differential rests	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for SSC Modulation Deviation Test".

Image: Level 0       Image: Level 2         Image: Level 2       Swing 2	Lane Setting	BitRate	Spread Spectrum Clocking
○ 4 Lanes     ○ 2.7 Gbps     ○ Both       ○ 1.62 Gbps     ○ Both       ○ Level 0     ○ Swing 0       ○ Level 1     ○ Swing 1       ○ Level 2     ○ Swing 2	I Lane	✓ 6.75 Gbps	
Image: Sector of Se	C 2 Lanes	🗖 5.4 Gbps	Enabled
Post Cursor 2 Level     Voltage Swing     Pre-Emphasis Level       Image: Level 1     Image: Swing 1     Image: Pre-emphasis       Image: Level 2     Image: Swing 2     Image: Pre-emphasis	C 4 Lanes	🗖 2.7 Gbps	C Both
Image: Second		🗖 1.62 Gbps	
Level 1     Swing 1       Level 2     Swing 2	Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
Level 2 🔽 Swing 2 Pre-emphasis	☑ Level 0	Swing 0	✓ Pre-emphasis 0
	🗆 Level 1	🗆 Swing 1	📄 🗖 Pre-emphasis 1
🗆 Level 3 🔤 🔲 🗖 Swing 3 🔤 🔲 🗖 Pre-emphasis	Level 2	Swing 2	Pre-emphasis 2
	Level 3	Swing 3	Pre-emphasis 3
BR2 Preferred Setting with Cable HBR2 Preferred Setting with No	BR2 Preferred Setting	with Cable HBR2 Pre	ferred Setting with No Ca
Swing 2/ Pre-emphasis 0/ PC2 0 💌 Swing 2/ Pre-emphasis 0/ PC2 0	Pre-emphasis 0/ PC2 0 💌		


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	+

Differential Probe Channel Selection		Lane 0 Channel 1
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to filter the unit interval measurement trend with 3dB corner frequency of 1.98 MHz.
- 5 Set up the parameters for the verification of the existence of SSC in the input signal.
  - a Create FUNC2 signal, which is the magnify signal of the unit interval measurement trend.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the maximum and minimum measurements for the FUNC2 magnified unit interval measurement trend.
  - *d* Set up two frequency measurements for the FUNC2 magnified unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - e Check the measured frequency to verify the existence of SSC in the input signal.
- 6 Clear all measurements.
- 7 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - *b* Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point for three points to filter the unit interval measurement trend.
- 8 Set up the parameters for the unit interval and data rate measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 filtered unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurements for the FUNC2 filtered unit interval measurement trend.
  - e Set up the data rate or clock recovery rate (CDR rate) for the input signal.
  - f Acquire the signal for 10 SSC Cycles.
  - g Get the mean value for the data rate measurement.

- 9 Set up the parameters for SSC measurement.
  - a Set up memory depth and time-base to display one complete SSC Cycle based on the measured SSC modulation frequency in step 5.
  - *b* Acquire the signal with one complete SSC Cycle.
  - c Get the minimum of the FUNC2 filtered unit interval measurement trend to calculate the maximum data rate:

Maximum Data Rate = 1/Minimum Unit Interval

*d* Get the maximum of the FUNC2 filtered unit interval measurement trend to calculate the minimum data rate:

Minimum Data Rate = 1/Maximum Unit Interval

- e Repeat step b,c and d until you acquire 10 SSC Cycles.
- f Calculate the mean value for the maximum and minimum data rate.
- 10 Calculate the SSC Modulation Deviation using the equation:

SSC Modulation Deviation = (Maximum Data Rate - Minimum Data Rate) / (Nominal Data Rate) \* 1E6

11 Report the measurement results.

PASS Condition

-5000ppm  $\leq$  SSC Modulation Deviation (Resultant<sub>SSC Range</sub>)  $\leq$  0ppm

#### Table 145 DisplayPort Main Link Transmitter System Parameters

Symbol	Parameter	Min	Nom	Max	Unit	Comments
Down_Spread_Amplitude	Link clock down-spreading	0	-	0.5	%	Range: 0% ~ 0.5% when down-spread enabled

#### Test References

See:

- SlimPort Compliance Test Specification Version 1, Section 2.1
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.16
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-16

#### Expected/Observable Results

The measured SSC modulation deviation for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Source Spread Spectrum Clocking (SSC) Deviation HF Variation Test (Informative)

Test ID

12200001 – SSC Deviation HF Variation Test (Informative)

# Test Overview

The objective of this test is to verify that the SSC profile does not include any frequency deviation that may exceed 1250 ppm/ $\mu$ sec. This test includes the use of the 2<sup>nd</sup> order Butterworth low-pass filter with a 3dB corner frequency of 1.98MHz. The analysis is conducted over a minimum of 10 full SSC cycles.

Test Conditions for SSC Deviation HF Variation Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR, HBR2 or HBR25)
SSC	SSC Enabled
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
Differential rests	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for SSC Deviation HF Variation Test (Informative)".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	☑ 6.75 Gbps	O Disabled
C 2 Lanes	🗖 5.4 Gbps	Enabled
4 Lanes	🗌 🗆 2.7 Gbps	C Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
✓ Level 0	Swing 0	Pre-emphasis 0
🗖 Level 1	🔲 🗖 Swing 1	📄 📄 🗖 Pre-emphasis 1
🗌 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
BR2 Preferred Setting	with Cable HBR2P	eferred Setting with No Cal
Swing 2/ Pre-emphasis (		2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	ŕ
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	,
1 Channel	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* 

Differential Probe Channel Selection	
	Channel 1
Legend	
	< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - *d* Measure the data rate of the input signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 4 Set up the parameters for the measurement of measurement trend.
  - a Set up the unit interval measurement for the input signal.
  - b Set up the measurement trend for the unit interval measurement.
  - c Set up the smoothing point to three points to filter the unit interval measurement trend.
- 5 Set up the parameters for the frequency measurement.
  - a Create FUNC2 signal, which is the filtered signal of the unit interval measurement trend, using a Butterworth Low Pass Filter with 3dB corner frequency of 1.98 MHz.
  - *b* Set up two display grids such that one grid displays the input signal and the unit interval measurement trend while the other grid displays the FUNC2 magnified unit interval measurement trend.
  - c Set up the memory depth and time-base using the settings defined in the Configuration Variable.
  - *d* Set up the average, maximum and minimum measurement for the FUNC2 filtered unit interval measurement trend.
  - e Set up two frequency measurements for the FUNC2 filtered unit interval measurement trend (One frequency measurement based on the rising edge while the other frequency measurement based on the falling edge).
  - f Get the frequency measurement of the FUNC2 filtered unit interval measurement trend.
- 6 Set up the parameters for the SSC measurement.
  - a Set up memory depth and time-base to display one complete SSC cycle using the measured SSC Modulation Frequency in Step 5.
  - b Acquire the signal with one complete SSC Cycles.
  - c Read the FUNC2 filtered unit interval measurement trend.
  - *d* Compute the slope using the "Sliding Window" with 1.00 µsec window width. Calculate the slope using the equation:

Slope =  $[f(t) - f(t-1.00 \,\mu sec)/1.00 \,\mu sec]$ 

- e Repeat step b, c and d until you acquire 10 SSC Cycles.
- *f* Get the maximum value for the computed value of slope.
- 7 Report the measurement results.

# PASS Condition

 $SSC_t dF/dt \leq 1250 ppm/\mu sec$ 

Test References

See:

• VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.17

Expected/Observable Results

The measured SSC deviation high frequency variation for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Post-Cursor 2 Verification Test (Informative)

# Test ID

1279001 – Post Cursor 2 Verification Test - Level 1/Level 0 (Informative)
1279101 – Post Cursor 2 Verification Test - Level 2/Level 1 (Informative)
1279201 – Post Cursor 2 Verification Test - Level 3/Level 2 (Informative)

## Test Overview

The objective of this test is to evaluate the effect of adding Post-Cursor 2 of the source waveform by measuring the peak differential amplitude to assure accuracy of the Post-Cursor 2 settings.

Test Conditions for Post-Cursor 2 Verification Test

Test Parameter	Condition
Test Point	TP2
Bit Rate	HBR2, HBR25
SSC	Both SSC conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage levels supported
Pre-Emphasis Level	All pre-emphasis levels supported subject to constraints in Table 3-1 of the VESA DisplayPort 1.2a Standard.
Post-Cursor2 Level	All Post-Cursor 2 levels supported
Test Lane	Lane 0
Test Pattern	PCTPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description Device Type:
Source  Test Type: Differential Tests	DisplayPort compliance application defines three categories for the type of device(s)

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Post-Cursor 2 Verification Test".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	☑ 6.75 Gbps	C Disabled
C 2 Lanes	✓ 5.4 Gbps	C Enabled
C 4 Lanes	🗖 2.7 Gbps	Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	☑ Swing 0	Pre-emphasis 0
✓ Level 1	💌 Swing 1	Pre-emphasis 1
🔽 Level 2	🔽 Swing 2	Pre-emphasis 2
✓ Level 3	Swing 3	Pre-emphasis 3
HBR2 Preferred Setting w	vith Cable HBR2P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/ PC2 0 💌		

4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	-
		_
	<< Back Next >>	Close

Differential Probe Channel Selection		Lane 0 Channel 1
Legend		
	<< Back	Finish Close

5 On the **Channel Selection Setup** window, assign channels to lanes.

- 6 Click **Finish**. The **Set Up** tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.

DisplayPort DisplayPort 1*	×
File View Tools Help	
Task Flow _ Set Up Select Tests Configure Connect Run Tests Automation Results Html Report	1
Set Up	
Source Tests (HBR2CPAT)	
Select Tests	
Source Differential Tests     Source Tests (PCTPAT)     Source Tests (PCTPAT)	
Configure Source Differential Tests	
□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	
Connect	
Test: Lane 0 - PostCursor2 Verification Test (Level 1/Level 0)	-
Run Tests         Pass Limits: PostCursor2 Level 1/Level 0 <= -450 mdB           Description: This test evaluates the effect of adding Post-Cursor2 in a Source waveform by measuring the peak differential amplitude to assure accuracy of the Post-Cursor2 setting. Limit Set: SlimPort Compliance Test Specification Version 1 Official Test Limit Reference: DisplayPort CTS Sec. 3.3.2: Table 3.18 VESA DisplayPort Standard specification	Ĩ.
=== Margin Formula: === Margin = ( ( Max - Actual ) /   Max   ) * 100%	Ŧ
Image: State of the state o	1.

8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 For a given Voltage Level, Pre-Emphasis Level and Post-Cursor 2 Level X:
  - a Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - b Acquire and verify the input signal:
    - i Verify the trigger and the amplitude of the input signal.
    - ii Scale the vertical display of the input signal to optimum value.
    - iii Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
    - iv Measure the data rate of the input signal.
  - *c* Set up the parameter of the measurement:
    - i Enable measurement of all edges to obtain a statistical value of the measurement.
    - ii Set up the measurement threshold.
    - iii Set up the Clock Recovery as described in the section "Clock Recovery".
  - *d* Pattern fold the input signal based on the qualifying pattern 00101010 for the measurement of voltage V<sub>T1010 PC2 LvlX PP</sub> in the test pattern PLTPAT.
  - e~ Set up the vertical waveform histogram on the input signal at the points specified below to measure the High voltage V\_{T1010\_PC2\_LvIX\_H} and Low Voltage V\_{T1010\_PC2\_LvIX\_L}.
    - i  $V_{T1010\_PC2\_LvIX\_H}$  is the average value over the 40% to 70% UI points in the fifth relevant bit (1s bit) in the 1010 portion of the qualifying pattern.
    - ii V<sub>T1010\_PC2\_LvIX\_L</sub> is the average value over the 40% to 70% UI points in the sixth relevant bit (0s bit) in the 1010 portion of the qualifying pattern.
  - f Calculate the peak-to-peak voltage V<sub>T1010 PC2 LvIX PP</sub> using the equation:

V<sub>T1010\_PC2\_LvIX\_PP</sub> = V<sub>T1010\_PC2\_LvIX\_H</sub> - V<sub>T1010\_PC2\_LvIX\_L</sub>

- g~ Pattern fold the input signal based on the qualifying pattern 00011001100 for the measurement of voltage V\_{T1100\_PC2\_LvIX\_PP} in the test pattern PLTPAT.
- *h* Set up the vertical waveform histogram on the input signal at the points specified below to measure the High voltage V<sub>T1100\_PC2\_LvIX\_H</sub> and Low Voltage V<sub>T1100\_PC2\_LvIX\_L</sub>.
  - i V<sub>T1100\_PC2\_LvIX\_H</sub> is the average value over the 40% to 70% UI points in the fifth relevant bit (1s bit) in the 1100 portion of the qualifying pattern.
  - ii V<sub>T1100\_PC2\_LvIX\_L</sub> is the average value over the 40% to 70% UI points in the sixth relevant bit (0s bit) in the 1100 portion of the qualifying pattern.
- *i* Calculate the peak-to-peak voltage V<sub>T1100 PC2 LvIX PP</sub> using the equation:

V<sub>T1100\_PC2\_LvIX\_PP</sub> = V<sub>T1100\_PC2\_LvIX\_H</sub> - V<sub>T1100\_PC2\_LvIX\_L</sub>

*j* Calculate the Post-Cursor 2 ratio using the equation:

# Post-Cursor 2 Ratio<sub>LvlX</sub> = $V_{T1100_PC2_LvlX_PP} / V_{T1010_PC2_LvlX_PP}$

- 2 Compare the pre-emphasis delta of Post-Cursor 2 Level with the limits by repeating Step 1 with another Post-Cursor2 Level.
- 3 Calculate the pre-emphasis delta of Post-Cursor 2 Level using the equation:

Post-Cursor 2 Delta (Level 1 vs Level 0) = 20 \*  $Log_{10}$ [Post-Cursor 2 Ratio<sub>Lvl1</sub> / Post-Cursor 2 Ratio<sub>Lvl0</sub>]

Post-Cursor 2 Delta (Level 2 vs Level 1) =  $20 * Log_{10}$ [Post-Cursor 2 Ratio<sub>Lvl2</sub> / Post-Cursor 2 Ratio<sub>Lvl2</sub>]

Post-Cursor 2 Delta (Level 3 vs Level 2) =  $20 * Log_{10}$ [Post-Cursor 2 Ratio<sub>Lvl3</sub> / Post-Cursor 2 Ratio<sub>Lvl2</sub>]

4 Report the measurement results.

# PASS Condition

Post Cursor2 Verification Measurements:

For Level 1 vs. Level 0 Pre-emphasis Post Cursor 2 settings: Resultant<sub>Lvl0\_to\_Lvl1</sub> < -0.45 dB For Level 2 vs. Level 1 Pre-emphasis Post Cursor 2 settings: Resultant<sub>Lvl1\_to\_Lvl2</sub> < -0.5 dB For Level 3 vs. Level 2 Pre-emphasis Post Cursor 2 settings: Resultant<sub>Lvl2</sub> to Lvl3 < -0.6 dB

## Table 146 DisplayPort Main Link Transmitter TP2 Parameters

TP2 (TX External Connector - Normative)						
Symbol	Parameter	Min	Nom	Max	Unit	Comments
	Delta of Pre-emphasis Post Cursor2 Level 1 vs. Level 0	-0.45	-	-	dB	Measured on 2nd TBIT at Pre-emphasis Level 0
V <sub>TX-PREEMP_POST2-DELTA</sub>	Delta of Pre-emphasis Post Cursor2 Level 2 vs. Level 1	-0.5	-	-	dB	Support for Pre-emphasis Post Cursor2 is optional
	Delta of Pre-emphasis Post Cursor2 Level 3 vs. Level 2	-0.6	-	-	dB	-

Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2a, Section 3.3.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

Expected/Observable Results

The measured pre-emphasis delta of Post-Cursor 2 for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Eye Diagram Test (TP3\_EQ)

Test ID

# For HBR

- 1211001 Eye Diagram Test (TP3\_EQ)
- 1211011 Eye Diagram Test with No Cable Model (TP3\_EQ)

# For HBR2 and HBR25

- 1215001 Eye Diagram Test (TP3\_EQ)
- 1215011 Eye Diagram Test with No Cable Model (TP3\_EQ)

# Test Overview

The objective of this test is to evaluate the waveform, ensuring that the timing variables and amplitude trajectories support the overall DP system objectives of the Bit Error Rate in data transmission.

Test Conditions for Eye Diagram Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR (Informative), HBR2 and HBR25
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	HBR – Level 2 HBR2, HBR25 – Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	HBR – Level 0 HBR2, HBR25 – Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	HBR – Level 0 HBR2, HBR25 – Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	Lane 0
Test Pattern	HBR-PRBS7 HBR2, HBR25-HBR2CPAT
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID	Comments
Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Eye Diagram Test (TP3\_EQ)".

Lane Setting	BitRate	Spread Spectrum Clocking
I Lane	☑ 6.75 Gbps	C Disabled
C 2 Lanes	✓ 5.4 Gbps	C Enabled
4 Lanes	🗖 2.7 Gbps	Soth
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	Pre-emphasis 0
✓ Level 1	🔽 Swing 1	Pre-emphasis 1
🗹 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	🗹 Swing 3	Pre-emphasis 3
HBR2 Preferred Setting w	ith Cable HBR2F	Preferred Setting with No Cab
Swing 2/ Pre-emphasis 0/ PC2 0 💌		


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	-
		_
	<< Back Next >>	Close

Differential Probe Channel Selection	
	Lane 0
Legend	
	<

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

Measurement Procedure for HBR and HBR25

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 6 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 7 Set up the parameters for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 8 Measure the jitter of the eye diagram using the Histogram.
- 9 Check for any signal trajectories that may have entered into the mask.
- 10 Report the measurement results.

Measurement Procedure for HBR2

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure  $V_{TOP}$  and  $V_{BASE}$  of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.

- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]:
  - a Pattern fold the equalized signal based on the High Level Voltage ( $\rm V_{HIGH})$  random noise configuration variable.
  - *b* Set up the vertical waveform histogram on the equalized signal to measure random noise of High Level Voltage (V<sub>HIGH</sub>).
  - c Measure the High Level Voltage (V<sub>HIGH</sub>) random noise based on the standard deviation of the waveform histogram.
  - *d* Pattern fold the equalized signal based on the Low Level Voltage (V<sub>LOW</sub>) random noise configuration variable.
  - e Set up the vertical waveform histogram on the equalized signal to measure the random noise of Low Level Voltage (V<sub>LOW</sub>).
  - *f* Measure the Low Level Voltage (V<sub>LOW</sub>) random noise based on the standard deviation of the waveform histogram.
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge and right edge.
- 8 Set up the vertical waveform histogram on the equalized signal eye diagram to measure the eye height from 0.375 UI to 0.625 UI.
- 9 Find the maximum eye height location of the eye diagram.
- 10 If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]:
  - a Set up the parameter of the jitter separation using the EZJIT Plus/Complete Software.
    - i Load the jitter separation parameter into EZJIT Plus/Complete Software based on the settings in the Configuration Variable.
    - ii Acquire the signal until 1,000,000 edges are analyzed.
  - b Note the value of the jitter component from the EZJIT Plus/Complete Software.
- 11 Create the eye mask based on the following criteria:
  - a If random noise/ jitter derate includes ["Exclude Random Noise" configuration variable set to "False" (Default)]: eye mask height and width is derate as below to comprehend the noise/jitter extrapolated to BER 10<sup>-9</sup> for an Eye Diagram Test (TP3 EQ) only acquiring 1e6 UI:
    - i Calculate the Eye Mask Width Derate (Random Jitter) using the equation:
      - Eye Mask Width Derate (Random Jitter) = 2.5 \* Random Jitter<sub>rms</sub>
    - ii Calculate the Eye Mask Height Derate (Random Noise) using the equation:

V<sub>HIGH</sub> Eye Mask Height Derate (Random Noise) = 2.5 \* V<sub>HIGH</sub> Random Noise<sub>rms</sub>

V<sub>LOW</sub> Eye Mask Height Derate (Random Noise) = 2.5 \* V<sub>LOW</sub> Random Noise<sub>rms</sub>

# NOTE

The factor 2.5 is the delta between BER  $10^{-6}$  (9.507) and  $10^{-9}$  (11.996) to comprehend the noise/jitter extrapolated to BER 10-9 as the Eye Diagram Test (TP3\_EQ) only acquiring 1e6 UI.

BER	Ν
10 <sup>-6</sup>	9.507
10 <sup>-7</sup>	10.399
10 <sup>-8</sup>	11.224
10 <sup>-9</sup>	11.996

b Place the eye mask height at the point of the maximum eye height found in Step 9.

- c Calculate the Eye Mask Width:
- Eye Mask Width = Eye Width Specification (0.38 UI) + Eye Mask Width Derate (Crosstalk) + 2 \* Eye Mask Width Derate (Random Jitter)
- d Calculate the Eye Mask Height:

Eye Mask Height = {Eye Height Specification (0.09 UI) + Eye Mask Height Derate (Crosstalk)}/2 +  $V_{HIGH}$  Eye Mask Height Derate (Random Noise)

Eye Mask Height = -{Eye Height Specification (0.09 UI) + Eye Mask Height Derate (Crosstalk)}/2 - V<sub>LOW</sub> Eye Mask Height Derate (Random Noise)

- 12 Set up the parameters for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram.
  - c Run the eye mask until 1,000,000 UI are folded.
- 13 Measure the eye height of the eye diagram using the Histogram.
- 14 Measure the jitter of the eye diagram using the Histogram.
- 15 Calculate the eye width based on the measured jitter of the eye diagram.
- 16 Check for any signal trajectories that may have entered into the mask.
- 17 Report the measurement results.

# PASS Condition

The following table and figures define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 147 shows the voltage and time coordinates for the mask used for the eye diagram.




Figure 156 Eye Mask at TP3\_EQ (HBR25)

Mask Point	nt Bit Rate	
	Reduced (1.6 Gb/s)	High (2.7 Gb/s)
1	0.375, 0.000	0.246, 0.000
2	0.500, 0.023	0.500, 0.075
3	0.625, 0.000	0.755, 0.000
4	0.500, -0.023	0.500, -0.075

# Table 147 Eye Diagram Mask Coordinates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 157 Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

Mask Point	Time (UI)	Voltage (V)
1	Any UI location (x), where the EYE width is open from x to x + 0.38UI	0.000
2	Any passing UI location between 0.375 and 0.625UI	0.0045
3	Point 1 + 0.38UI	0.0000
4	Same as Point 2	-0.0045

Table 148 Eye Diagram Mask Coordinates for TP3\_EQ (HBR2)




Figure 158 Eye Mask at TP3\_EQ (HBR2)

Mask Test: Zero mask failures.

#### Test References

See:

- · SlimPort Compliance Test Specification Version 1, Section 2.1
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-25 for HBR and Table 3-18 for HBR2

Expected/Observable Results

The measured eye diagram for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# Total Jitter Test (TP3\_EQ)

Test ID

For HBR2 and HBR25

- 1222001 Total Jitter Test (TP3\_EQ) HBR2CPAT
- 1222011 Total Jitter Test with No Cable Model (TP3\_EQ) HBR2CPAT
- 1221001 Total Jitter Test (TP3\_EQ) D10.2
- 1221011 Total Jitter Test with No Cable Model (TP3\_EQ) D10.2

Test Overview

The objective of this test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2, HBR25
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	Lane O
Test Pattern	HBR2CPAT and D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Total Jitter Test (TP3\_EQ)".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	☑ 6.75 Gbps	C Disabled
2 Lanes	☑ 5.4 Gbps	
4 Lanes	🗖 2.7 Gbps	Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	Pre-emphasis 0
✓ Level 1	Swing 1 Pre-emphasis 1	
🔽 Level 2	🔽 Swing 2	Pre-emphasis 2
🗹 Level 3	🔽 Swing 3	✓ Pre-emphasis 3
HBR2 Preferred Setting w	ith Cable HBR2 F	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC20 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P	Fixture Type: DisplayPort Fixture Setup.	ŕ
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* •
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	*

Channel Selection Setup - Diff	erentral Probe
	Lane 0 Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

# PASS Condition

## Table 149 Total Jitter at TP3\_EQ (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per l	ane) and High-Bit Rate 25 (6.75 Gb/s per lane)
A <sub>p-p</sub>	0.580 UI*

\* The limits for the Total Jitter are derated by 0.04 UI from 0.62 UI limit in DisplayPort 1.2a Standard.

#### Table 150 Total Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane) and	High-Bit Rate 25 (6.75 Gb/s per lane)
T <sub>TX-TJ_D10.2_HBR2</sub>	0.40 UI

UI is Unit Interval.

#### Test References

See:

SlimPort Compliance Test Specification Version 1, Section 2.1

# For HBR2CPAT

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

# For D10.2

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-18

# Expected/Observable Results

The measured total jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Deterministic Jitter Test (TP3\_EQ)

Test ID

For HBR2 and HBR25

- 1236001 Deterministic Jitter Test (TP3\_EQ) HBR2CPAT
- 1236011 Deterministic Jitter Test with No Cable Model (TP3\_EQ) HBR2CPAT
- 1235001 Deterministic Jitter Test (TP3\_EQ) D10.2
- 1235011 Deterministic Jitter Test with No Cable Model (TP3\_EQ) D10.2

Test Overview

The objective of this test is to evaluate the deterministic jitter accompanying the data transmission. The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Deterministic Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2, HBR25
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	Lane O
Test Pattern	HBR2CPAT and D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Source Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Deterministic Jitter Test (TP3\_EQ)".

Lane Setting	Bit Rate	Spread Spectrum Clocking
I Lane	✓ 6.75 Gbps	C Disabled
C 2 Lanes	✓ 5.4 Gbps	C Enabled
4 Lanes	🗌 2.7 Gbps	Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Leve
Level 0	Swing 0	Pre-emphasis 0
✓ Level 1	🔽 Swing 1	Pre-emphasis 1
🗹 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	🗹 Swing 3	Pre-emphasis 3
BR2 Preferred Setting	vith Cable HBR2P	referred Setting with No Cal
Swing 2/ Pre-emphasis 0/	PC20 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	ŕ
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	- -
No of Channels	Description	
1 Channel 🗨	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* •

Channel Selection Setup - Diff	erentral Probe
	Lane 0 Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

# PASS Condition

#### Table 151 Deterministic Jitter at TP3\_EQ (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
A <sub>p-p</sub>	0.49 UI

#### Table 152 Deterministic Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
T <sub>TX-DJ_D10.2_HBR2</sub>	0.25 UI

UI is Unit Interval.

#### Test References

See:

SlimPort Compliance Test Specification Version 1, Section 2.1

## For HBR2CPAT

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

# For D10.2

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-18

# Expected/Observable Results

The measured deterministic jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Random Jitter Test (TP3\_EQ)

Test ID

For HBR2 and HBR25

- 1238001 Random Jitter Test (TP3\_EQ) D10.2
- 1238011 Random Jitter Test with No Cable Model (TP3\_EQ) D10.2

Test Overview

The objective of this test is to evaluate the random jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. The jitter is separated into each jitter components and the random jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Random Jitter Test (TP3\_EQ)

Test Parameter	Condition
Test Point	TP3_EQ
Bit Rate	HBR2, HBR25
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Any voltage level such that the source meets the Pass/Fail criteria.
Pre-Emphasis Level	Any pre-emphasis level such that the source meets the Pass/Fail criteria.
Post-Cursor2 Level	Any post-cursor 2 level such that the source meets the Pass/Fail criteria.
Test Lane	Lane 0
Test Pattern	D10.2
Cable Model	"Worst Case" and "Zero Length" conditions

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID	Comments
Operator ID Project ID	
Device Type:	Description
Source  Test Type: Differential Tests	Device Type: DisplayPort compliance application defines three categories for the type of device(s).
	(1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - b Select Device Type: as Source, Test Type: as Differential Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Random Jitter Test (TP3\_EQ)".

Lane Setting	BitRate	Spread Spectrum Clocking
⊙ 1 Lane	☑ 6.75 Gbps	C Disabled
C 2 Lanes	✓ 5.4 Gbps	C Enabled
4 Lanes	🗖 2.7 Gbps	Both
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	☑ Swing 0	Pre-emphasis 0
✓ Level 1	🔽 Swing 1	🛛 🔽 Pre-emphasis 1
🗹 Level 2	💌 Swing 2	Pre-emphasis 2
☑ Level 3	🗹 Swing 3	Pre-emphasis 3
BR2 Preferred Setting w	ith Cable HBR2P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/ PC2 0 💌 Swing 2/ Pre-emphasis 0/ PC2 0 💌		


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	
No of Channels	Description	Ŧ
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	•

Channel Selection Setup - Diff	erentral Probe
	Lane 0 Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
  - a For Eye Diagram Test (TP3\_EQ): Use "Worst Cable Model" as defined in the section "Cable Model".
  - *b* For Eye Diagram Test with No Cable Model (TP3\_EQ): Use "Zero Length Cable Model" as defined in the section "Cable Model".
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Set up equalized signal as defined in the section "Equalization".
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - *c* Measure the data rate of the equalized signal.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the clock recovery as defined in the section "Clock Recovery".
- 5 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 6 Note the jitter component value from the EZJIT Plus/Complete Software.
- 7 Report the measurement results.

# PASS Condition

#### Table 153 Random Jitter at TP3\_EQ (for D10.2)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane)	
T <sub>TX-RJ_D10.2_HBR2</sub>	0.23 UI

UI is Unit Interval.

#### **Test References**

See:

- SlimPort Compliance Test Specification Version 1, Section 2.1
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.12.2
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-18

# Expected/Observable Results

The measured random jitter for the test signal at TP3\_EQ shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# AC Common Mode Test (Informative)

Test ID

12110001 – AC Common Mode Test (Informative)

Test Overview

The objective of this test is to evaluate the AC Common Mode noise (unfiltered rms) of the differential data line of the DP interface.

Test Conditions for AC Common Mode Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	All bit rates supported (RBR, HBR, HBR2, HBR25)
SSC	Both SSC Conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	All voltage level supported
Pre-Emphasis Level	All pre-emphasis level supported subject to the constraints in Table 3-1 of the VESA DisplayPort 1.2a Standard
Post-Cursor2 Level	Level O
Test Lane	Lane O
Test Pattern	PRBS7

Test Setup

1	After you select the options in the Test Specification and Test Selection area of the Set Up tab, clic	ck
	the Test Setup button. The Test Setup window displays.	

Operator ID		Comments
Project ID		
Device T Source	ype:	Description Device Type:
Test Ty Single-Ended 1	ype:	DisplayPort compliance application defines three categories for the type of device(s). (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - $b \;\;$  Select Device Type: as Source, Test Type: as Single-Ended Tests.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for AC Common Mode Test (Informative)".

Lane Setting	Bit Rate	Spread Spectrum Clocking
① 1 Lane	☑ 6.75 Gbps	C Disabled
C 2 Lanes	✓ 5.4 Gbps	C Enabled
C 4 Lanes	✓ 2.7 Gbps	Both
	✓ 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
☑ Level 0	Swing 0	Pre-emphasis 0
🗆 Level 1	🔽 Swing 1	Pre-emphasis 1
🗆 Level 2	🔽 Swing 2	Pre-emphasis 2
Level 3	🗹 Swing 3	Pre-emphasis 3
IBR2 Preferred Setting #	with Cable HBR2P	referred Setting with No Cab
Swing 2/ Pre-emphasis 0/	PC2 0 💌 Swing	2/ Pre-emphasis 0/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

est Connection Setup		
· · · · · · · · · · · · · · · · · · ·		
Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
Differential Probe	Connection Type: There are two Differential connection models that are supported	
C Single-Ended (A-B)		-
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	-
	<< Back Next >>	Close

	 	Lane 0+	·
		Lane 0-	]
		Channel 3	·

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click **Finish**. The **Set Up** tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input single-ended plus signal.
  - *b* Scale the vertical display of the input single-ended plus signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended plus signal.
  - *d* Verify the trigger and the amplitude of the input single-ended minus signal.
  - e Scale the vertical display of the input single-ended minus signal to the optimum value.
  - f Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended minus signal.
  - g Measure the data rate of the input single-ended signal.
- 3 Create FUNC3 signal, which is the common mode signal of the input single-ended signal.
- 4 If the filter is enabled ["Filter" configuration variable set to "High Pass Filter", "Low Pass Filter" or "None" (Default)]:
  - a Create FUNC4 signal, which is the filtered FUNC3 signal by applying the High Pass filter or Low Pass filter on the FUNC3 signal based on the Configuration Variable.
- 5 Set up two display grids such that one grid displays the input single-ended signal while the other grid displays the common mode signal.
- 6 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
- 7 Set up the parameters for RMS voltage measurement of the common mode signal.
  - a Set up the V<sub>rms</sub> measurement for the common mode signal.
  - *b* Acquire the signal until 100,000 edges are measured.
- 8 Get the mean for the  $V_{rms}$  measurement.
- 9 Report the measurement results.

## PASS Condition

For RBR and HBR:

AC Common Mode Voltage  $\leq$  20mV

For HBR2, HBR25:

AC Common Mode Voltage  $\leq$  30mV

## Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.10
- VESA DisplayPort Standard Version 1, Revision 2a, Section 9.2, Table 9-6

## Expected/Observable Results

The measured AC common mode noise for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Intra-Pair Skew Test (Informative)

Test ID

12100001 - Intra-Pair Skew Test (Informative)

Test Overview

The objective of this test is to evaluate the skew or time delay between respective sides of a differential data lane in the DP interface.

Test Conditions for Intra-Pair Skew Test (Informative)

Test Parameter	Condition
Test Point	TP2
Bit Rate	Highest bit rate supported (RBR, HBR, HBR2 or HBR25)
SSC	Both SSC conditions supported (SSC Enabled and SSC Disabled)
Voltage Level	Level 2
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0 (Lane 0+ to Lane 0-)
Test Pattern	D10.2

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID	
Device Type:	Description
Test Type:	Display/Port compliance application defines three categories for the type of device(s).
Source 💌	Device Type: DisplayPort compliance application defines three categories for the typ

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select Device Type: as Source, Test Type: as Single-Ended Tests.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Intra-Pair Skew Test (Informative)".

○ 2 Lanes       □ 5.4 Gbps       ○ Endersity         ○ 4 Lanes       □ 2.7 Gbps       ○ Bndersity         □ 1.62 Gbps       □ 1.62 Gbps       ○ Pre-Emdersity         ▼ Level 0       □ Swing 0       ▼ Pre-Emdersity         □ Level 1       □ Swing 1       ▼ Pre-Emdersity	-
○ 4 Lanes     ○ 2.7 Gbps       ○ 4 Lanes     ○ 1.62 Gbps       ○ 1.62 Gbps     ○ Pre-Em       ☑ Level 0     ○ Swing 0       ○ Level 1     ○ Swing 1	🗅 Disabled
Image: Cursor 2 Level     Voltage Swing     Pre-Em       Image: Cursor 2 Level     Swing 0     Image: Cursor 2 Level       Image: Cursor 2 Level     Swing 1     Image: Cursor 2 Level	) Enabled
Voltage Swing     Pre-Em       Image: Level 0     Image: Swing 0       Image: Level 1     Image: Swing 1	🖲 Both
Image: Level 0         Image: Swing 0           Image: Level 1         Image: Swing 1	
Level 1	-Emphasis Leve
	Pre-emphasis 0
	Pre-emphasis 1
🗆 Level 2 🛛 🛛 🗹 Swing 2 👘 Pre	Pre-emphasis 2
Level 3 Swing 3	Pre-emphasis 3
BR2 Preferred Setting with Cable HBR2 Preferred Setting	tting with No Ca
Swing 2/ Pre-emphasis 0/ PC2 0 💌 Swing 2/ Pre-emphasis	asis O/ PC2 0 💌


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.
De-Embed Fixture	Please select the Fixture Type
Connection Type	Description
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:
No of Channels	Description
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.

Single-Ended (SMA) Channel Selection	
	Channel 1 -
	Lane 0-
	Channel 3 -
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Source Tests" on page 710 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input single-ended plus signal.
  - *b* Scale the vertical display of the input single-ended plus signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input single-ended plus signal.
  - *d* Verify the trigger and the amplitude of the input single-ended minus signal.
  - e Scale the vertical display of the input single-ended minus signal to the optimum value.
  - f Measure V<sub>TOP</sub> and V<sub>BASF</sub> of the input single-ended minus signal.
  - g Measure the data rate of the input single-ended signal.
- 3 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
- 4 Set up the parameters to perform High Level Voltage ( $V_{HIGH}$ ) and Low Level Voltage ( $V_{LOW}$ ) for each input single-ended signal.
  - a Scale the vertical display of the input single-ended signal to optimum value.
  - b Acquire the signal for 100 waveforms.
  - c Find VHIGH by measuring the average voltage at 0.06 UI to 0.75 UI of the High Level.
  - *d* Find VLOW by measuring the average voltage at 0.06 UI to 0.75 UI of the Low Level.
  - e Calculate the Transition Voltage (V<sub>Trans</sub>) using the equation:

# $V_{\text{Trans}} = (V_{\text{HIGH}} + V_{\text{LOW}}) / 2$

- 5 Set up the parameters for the intra-pair skew measurement:
  - a Set up the measurement threshold for each single-ended data signal based on the measured Transition Voltage.
  - *b* Set up InfiniiScan to trigger on the desired pattern.
  - c Set up delta time measurement to measure time difference between the rising edge of the data true signal (D+) and the complement's (D-) falling edge:

D+Transition\_High - D-Transition\_Low

*d* Set up delta time measurement to measure time difference between the falling edge of the data true signal (D+) and the complement's (D-) rising edge:

- e Acquire the signal until you measure 100 edges.
- f Calculate the intra-pair skew using the equation:

6 Report the measurement results.

#### PASS Condition

#### Intra-Pair Skew $\leq$ 30 ps

## Test References

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 3.5
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3, Table 3-17

# Expected/Observable Results

The measured intra-pair skew for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 21 SlimPort Sink Tests

Overview / 826 Sink Eye Diagram Test / 830 Sink Total Jitter Test / 837 Sink Non-ISI Jitter Test / 843



# Overview

Test Point Definition for SlimPort Sink Tests



Sink Tests are meant only for the Test Automation of DisplayPort Receiver Tests (Keysight N4990A-155 or BIT-2051-0155-0).

Test the Sink DUT at Test Point 3 (TP3) as shown in Figure 159. Unless specifically stated under the Test Conditions, all supported lanes for the DUT shall be evaluated:




Figure 159 Test Point 3 Connection for SlimPort Sink Tests

Table 154 defines the test point fixtures and instruments used for SlimPort (MyDP HBR25) Sink Tests:

#### Table 154 Test Point Fixtures and Instruments for SlimPort (MyDP HBR25) Sink Tests

Test Requirement	Device Used
Test Point Access Fixture	<ul> <li>Mobility DisplayPort Test Point Adapter</li> <li>For MyDP Connector</li> <li>Wilder Technologies MYDP-TPA-P* <ul> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder</li> <li>Technologies Test Point Adapters.</li> </ul> </li> </ul>
Signal Analyzer	Infiniium Series Oscilloscope

Calibration of Stress Signal

Stressed Signal Generator (SSG) Includes RJ, Data SJ, and ISI Data Mating Test Point Access Fixtures

For the calibration of the stress signal, you must test the stress signal in the manner shown in the Figure 160 for RBR and Figure 161 for HBR and HBR2.

Figure 160 Test Point 3 Connection for Stress Signal Calibration of RBR




Figure 161 Test Point 3 Connection for Stress Signal Calibration of HBR and HBR2

Table 155 defines the Test Point Fixtures and Instruments for Stress Signal Calibration:

 Table 155
 Test Point Fixtures and Instruments for Stress Signal Calibration

Test Requirement	Device Used	
Stress Signal Generator (SSG)	Bit Error Rate Tester	
	<ul> <li>N4903B J-BERT High Performance Serial BERT</li> </ul>	
	<ul> <li>M8020A J-BERT High Performance BERT</li> </ul>	
Test Point Access Fixture	Mobility DisplayPort Test Point Adapter	
	For MyDP Connector	
	<ul> <li>Wilder Technologies MYDP-TPA-P*</li> </ul>	
	<ul> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder</li> </ul>	
	Technologies Test Point Adapters.	
Jitter Measurement Device (JMD)	Infiniium Series Oscilloscope	

Setting Up the DisplayPort Compliance Test Application for SlimPort Sink Tests

Perform the following steps before you run the compliance tests on the sink device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.
- 3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 162).

🖾 DisplayPort DisplayPort 1* 💼 📼 📼					
File View Tools Help					
	I-				
Task Flow _ Set Up Select Tests Configure Connect Run Tests Automation Results Html Report					
Set Up DisplayPort Compliance Test Application					
Source Tests Setup					
Select Tests	Test Specification	Test Selection			
Configure	MyDP HBR25	Physical Layer Tests     AUX PHY and Inrush Tests     Dual Mode Tests	Test Setup Test Setup Incomplete.		
	Show Normative Tests On playPort Test Control	-	Enable Automation		
Run Tests	JX Channel Controller M	x86)\Keysight\Infiniium\App ode C Link Training Mode	Configure Launch GUI		
O Tests     Follow instruct	tions to describe your test	environment Connection: UNKNOWN			

Figure 162 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with SlimPort Standards, select **MyDP HBR25** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.

- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

#### Probing/Connection Set Up for SlimPort Sink Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 163 Sample connection diagram for SlimPort Sink Tests

# Sink Eye Diagram Test

Test ID

12140001 - Eye Diagram Test

#### Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the following specifications for degradation:

- · Voltage Level:
  - 90mV peak to peak +/- 10% for HBR2 at TP3\_EQ (Table 3-18, DP1.2a)
  - 150mV peak to peak +/- 10% for HBR at TP3\_EQ (Table 3-25, DP1.2a)
  - 46mV peak to peak +/- 10% for RBR at TP3 (Table 3-26, DP1.2a)

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR, HBR2, HBR25-TP3_EQ
Bit Rate	All bit rates supported (RBR, HBR, HBR2 and HBR25)
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	RBR, HBR-PRBS7 HBR2, HBR25-HBR2CPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** automatically grays out.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Eye Diagram Test".

Lane Setting	BitRate	Spread Spectrum Clocking
I Lane	✓ 6.75 Gbps	Disabled
2 Lanes	🗖 5.4 Gbps	C Enabled
C 4 Lanes	🗖 2.7 Gbps	
	🗌 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🗹 Level 0	Swing 0	Pre-emphasis 0
Level 1	🗖 Swing 1	🔲 🗖 Pre-emphasis 1
Level 2	🗆 Swing 2	🗌 🔲 Pre-emphasis 2
🗖 Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	*
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	*

Differential Probe Channel Selection	
	Lane 0
	Channel 1 -
Legend	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Sink Tests" on page 828 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASF</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer)
  - a Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASF</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 8 Set up the parameter for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Check for any signal trajectories that may have entered into the mask.
- 11 Report the measurement results.

#### PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 156 shows the voltage and time coordinates for the mask used for the eye diagram.




Figure 164 Eye Mask at TP3\_EQ (HBR25)

Mask Point	Bit	Rate
	Red uced (1.6 Gb/s)	High (2.7 Gb/s)
1	0.375, 0.000	0.246, 0.000
2	0.500, 0.023	0.500, 0.075
3	0.625, 0.000	0.755, 0.000
4	0.500, -0.023	0.500, -0.075

# Table 156 Eye Diagram Mask Coordinates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 165 The Sink Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

Mask Point	Time (UI)	Voltage (V)
1	Any UI location (x), where the EYE width is open from x to x + 0.38UI	0.000
2	Any passing UI location between 0.375 and 0.625UI	0.0045
3	Point 1 + 0.38UI	0.0000
4	Same as Point 2	-0.0045

Table 157 Eye Diagram Mask Coordinates for TP3\_EQ (HBR2)




Figure 166 The Sink Eye Mask at TP3\_EQ (HBR2)

Mask Test: Zero mask failures.

#### Test References

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-26 for RBR, Table 3-25 for HBR and Table 3-18 for HBR2

#### Expected/Observable Results

The measured eye diagram for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# Sink Total Jitter Test

Test ID

12210001 - Total Jitter Test

Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the specifications for degradation.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR, HBR2, HBR25-TP3_EQ
Bit Rate	All bit rates supported (RBR, HBR, HBR2 and HBR25)
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	RBR, HBR-PRBS7 HBR2, HBR25-HBR2CPAT

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID   Device Type:  Sink  Test Type:  Differential Tests  (1) Source  Differential Tests  Different		
Sink            Test Type:         Device Type:           DisplayPort compliance application         defines three categories for the type           Differential Text         of device(s)	Project ID	
Test Type: DisplayPort compliance application defines three categories for the type of device(s)		
P	Test Type:	DisplayPort compliance application defines three categories for the type of device[s].
		of device(s)

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** automatically grays out.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Total Jitter Test".

UT Definition Setup		
DUT Definition Setting		
Lane Setting	BitRate	Spread Spectrum Clocking
● 1 Lane	✓ 6.75 Gbps	Disabled
C 2 Lanes	🗖 5.4 Gbps	Enabled
C 4 Lanes	🗖 2.7 Gbps	
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
Level 0	Swing 0	✓ Pre-emphasis 0
Level 1	🗖 Swing 1	Pre-emphasis 1
Level 2	🗆 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3
	<< Back	Next >> Close


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	Ŧ
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* *

Differential Probe Channel Selection		
		Lane 0
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Sink Tests" on page 828 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer)
  - *a* Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

# PASS Condition

The calibrated EYE opening of the signal applied:

- For HBR2: 90mV measured at TP3\_EQ
- For HBR: 150mV measured at TP3\_EQ
- For RBR: 46mV measured at TP3

#### Table 158 Total Jitter (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane) at TP3_EQ	
A <sub>p-p</sub>	0.580 UI*

\* The limits for the Total Jitter are derated by 0.04 UI from 0.62 UI in DisplayPort 1.2a Standard.

## Table 159 Total Jitter (for PRBS7)

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.491 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.750 UI

UI is Unit Interval.

## **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Sink Non-ISI Jitter Test

Test ID

12220001 - Non-ISI Jitter Test

Test Overview

The objective of the test is to evaluate the Non ISI jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

You can use this test to calibrate the degraded source signal or stress signal for sink jitter tolerance test. To verify the sink performance, a source signal is degraded with a prescribed amount and type of jitter as well as signal level, based on the specifications for degradation.

The jitter is separated into each jitter components and the total jitter is estimated to 10<sup>-9</sup> BER based on the Dual-Dirac Model:

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Calculate Non-ISI Jitter using the following equation:

```
Non-ISI Jitter = TJ - ISI Jitter
```

With the degraded source signal applied to the sink (receiver), the sink shall perform at  $10^{-9}$  BER or better.

Test Conditions for Non-ISI Jitter Test

Test Parameter	Condition	
Test Point	RBR-TP3 HBR, HBR2, HBR25-TP3_EQ	
Bit Rate	All bit rates (for RBR, HBR, HBR2 and HBR25) supported	
SSC	SSC Disabled	
Voltage Level	Level 0	
Pre-Emphasis Level	Level 0	
Post-Cursor2 Level	Level 0	
Test Lane	Lane 0	
Test Pattern	RBR, HBR–PRBS7 HBR2, HBR25–HBR2CPAT	

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Project ID   Device Type:  Sink  Test Type:  Differential Tests  (1) Source  Differential Tests  Different		
Sink            Test Type:         Device Type:           DisplayPort compliance application         defines three categories for the type           Differential Text         of device(s)	Project ID	
Test Type: DisplayPort compliance application defines three categories for the type of device(s)		
P	Test Type:	DisplayPort compliance application defines three categories for the type of device[s].
		of device(s)

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Sink**, **Test Type:** automatically grays out.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non-ISI Jitter Test".

Lane Setting	BitRate	Spread Spectrum Clocking
I Lane	✓ 6.75 Gbps	Disabled
2 Lanes	🗖 5.4 Gbps	C Enabled
C 4 Lanes	🗖 2.7 Gbps	
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🗹 Level 0	Swing 0	✓ Pre-emphasis 0
Level 1	🗖 Swing 1	🔲 🗖 Pre-emphasis 1
Level 2	🗆 Swing 2	🗌 🔲 Pre-emphasis 2
🗖 Level 3	🗖 Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* •
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* 

Differential Probe Channel Selection		
		Lane 0
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Sink Tests" on page 828 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Sink Equalizer)
  - a Scale the vertical display of the input signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

## PASS Condition

The calibrated EYE opening of the signal applied:

- For HBR2: 90mV measured at TP3\_EQ
- For HBR: 150mV measured at TP3\_EQ
- For RBR: 46mV measured at TP3

#### Table 160 Non ISI Jitter (for HBR2CPAT)

	Receiver Connector (TP3_EQ)
High-Bit Rate 2 (5.4 Gb/s per lane) at TP3_EQ	
A <sub>p-p</sub>	-

## Table 161 Non ISI Jitter (for PRBS7)

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.330 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.180 UI

UI is Unit Interval.

## **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 4.1
- · VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

Expected/Observable Results

The measured Non ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 22 SlimPort Cable Tests

Overview / 850 Cable Eye Diagram Test / 854 Cable Total Jitter Test / 860 Cable Non-ISI Jitter Test / 865



# Overview

Test Point Definition for SlimPort Cable Tests



Cable Tests are meant only for the Test Automation of DisplayPort Receiver Tests (Keysight N4990A-155 or BIT-2051-0155-0).

Test the Cable DUT at Test Point 3 (TP3) as shown in Figure 167. Unless specifically stated under the Test Conditions, all supported lanes for the DUT shall be evaluated:






Table 162 defines the test point fixtures and instruments used for SlimPort (MyDP HBR25) Cable Tests:

Test Requirement	Device Used	
Stimulus Instrument	Pulse Pattern Generator	
	<ul> <li>N4903B J-BERT High Performance Serial BERT</li> </ul>	
	M8020A J-BERT High Performance BERT	
Test Point Access Fixture	DisplayPort Test Point Adapter	
	For DisplayPort Connector	
	<ul> <li>Wilder Technologies DP-TPA-R*</li> </ul>	
	For mini DisplayPort Connector	
	<ul> <li>Wilder Technologies mDP-TPA-R*</li> </ul>	
	<ul> <li>Luxshare ICT mDP Plug (mDP-TPA-R)**</li> </ul>	
	<ul> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder</li> </ul>	
	Technologies Test Point Adapters.	
	<ul> <li>**Use Luxshare ICT DP-TPA-A AUX Control board for all Luxshare ICT Test Poir</li> </ul>	
	Adapters.	
Signal Analyzer	Infiniium Series Oscilloscope	

Table 162 Test Point Fixtures and Instruments for SlimPort (MyDP HBR25) Cable Tests

Table 163 defines the input signal parameters applied by the stimulus instrument at TP2:

RBR	<ul> <li>Reference Table 3-22 and Table 3-24, DP 1.2a</li> <li>Edge Rate (20-80): 155-165ps (260mUI)</li> <li>Eye Height: 400mV</li> <li>Total Jitter: 270mUI</li> <li>ISI: 100mUI</li> <li>Random Jitter (rms): 7.9mUI</li> <li>Sinusoidal Jitter: ~75mUI at 20MHz (Adjust to achieve Total Jitter)</li> </ul>
HBR	<ul> <li>Reference Table 3-22 and Table 3-23, DP 1.2a</li> <li>Edge Rate (20-80): 90-100ps (260mUI)</li> <li>Eye Height: 350mV</li> <li>Total Jitter: 420mUI</li> <li>ISI: 144mUI</li> <li>Random Jitter (rms): 13.2mUI</li> <li>Sinusoidal Jitter: ~117mUI at 20MHz (Adjust to achieve Total Jitter)</li> </ul>

 Table 163
 Input Signal Parameters by Stimulus Instrument

Setting Up the DisplayPort Compliance Test Application for SlimPort Cable Tests

Perform the following steps before you run the compliance tests on the cable device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.
- 3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 168).

DisplayPort DisplayPort 1 File View Tools Help	*					
		e   Connect   Run Tests   Automation   R	esults   Html Report			
500 OP	Set Up DisplayPort Compliance Test Application Source Tests Setup					
Select Tests	Specification	Test Selection				
	HBR25 💌	<ul> <li>Physical Layer Tests</li> <li>AUX PHY and Inrush Tests</li> <li>Dual Mode Tests</li> </ul>	Test Setup Test Setup Incomplete.			
Shov	v Normative Tests Or	nly				
Connect Display	Port Test Contra	ller UnigrafDPTC 🔽	Enable Automation			
Script File:	C:\Program Files (	x86)\Keysight\Infiniium\App Browse	Configure			
	annel Controller M Idard DP Test Mode		Launch GUI			
O Tests     Follow instructions t	o describe vour tost	environment Connection: UNKNOWN				

Figure 168 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with SlimPort Standards, select **MyDP HBR25** from the drop-down options in the **Test Specification** area and select **Physical Layer Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.

- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

#### Probing/Connection Set Up for SlimPort Cable Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests.




Figure 169 Sample connection diagram for SlimPort Cable Tests

# Cable Eye Diagram Test

Test ID

12150001 – Eye Diagram Test

Test Overview

The objective of the eye diagram test is to evaluate the waveform, ensuring that the amplitude trajectories and timing variations of the waveform support the overall DP system objectives of Bit Error Rate in Data transmission.

Test Conditions for Eye Diagram Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane O
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 163
Crosstalk Signal Parameter	Quarter-rate clock signal (D24.3 pattern) is injected to lanes other than the lane under test. The characteristics of the aggressor signals are: Pattern—D24.3 Bit Rate—(Same as lane under test) Voltage Amplitude—(Same as lane under test) • RBR-400mV • HBR-350mV Edge Rate (20-80)—130ps at TP3

Test Setup

1	After you select the options in the Test Specification and Test Selection area of the Set Up tab, click
	the Test Setup button. The Test Setup window displays.

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** automatically grays out.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Eye Diagram Test".

• 1 Lane               □ 6.75                 • 2 Lanes               □ 5.4 G                 • 4 Lanes               □ 5.4 G                 □ 1.62	ibps
C 4 Lanes	ibps
☑ 2.76	
□ 1.62	Gbos
Post Cursor 2 Level Voltage	Swing Pre-Emphasis Level
🔽 Level 0 🕅 🖾 Swin	g 0 🛛 🕅 🔽 Pre-emphasis 0
🗖 Level 1 🛛 🗖 Swin	g 1 📃 🗖 Pre-emphasis 1
🗖 Level 2 🛛 🗖 Swin	g 2 📃 🔲 🗖 Pre-emphasis 2
Level 3 Swin	g 3 📃 🗖 Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
der Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â.
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	+

Differential Probe Channel Selection	
	Lane 0 Channel 1 -
Legend	
	<< Back Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Cable Tests" on page 852 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

Measurement Procedure:

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Fold the equalized signal to generate an eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform histogram on the equalized signal eye diagram to measure the left edge.
- 8 Set up the parameter for the Mask Test.
  - *a* Load the eye mask based on the settings in the Configuration Variable.
  - b Center the eye mask at the middle of the eye diagram based on the measured left edge.
  - c Run the eye mask until 1,000,000 UI are folded.
- 9 Measure the jitter of the eye diagram using the Histogram.
- 10 Check for any signal trajectories that may have entered into the mask.
- 11 Report the measurement results.

## PASS Condition

The following table and figure define the mask for the eye measurements. There can be no signal trajectories entering into the mask. Table 164 shows the voltage and time coordinates for the mask used for the eye diagram.

Mask Point Bit Rate		Rate
	Red uced (1.6 Gb/s)	High (2.7 Gb/s)
1	0.375, 0.000	0.246, 0.000
2	0.500, 0.023	0.500, 0.075
3	0.625, 0.000	0.755, 0.000
4	0.500, -0.023	0.500, -0.075

#### Table 164 Eye Diagram Mask Coord inates for TP3 (RBR) and TP3\_EQ (HBR)




Figure 170 The Cable Eye Mask at TP3 (RBR) and TP3\_EQ (HBR)

Mask Test: Zero mask failures.

#### **Test References**

See:

- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.3
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.8, Table 3-26 for RBR, Table 3-25 for HBR and Table 3-18 for HBR2

Expected/Observable Results

The measured eye diagram for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# Cable Total Jitter Test

Test ID

12230001 - Total Jitter Test

#### Test Overview

The objective of the test is to evaluate the total jitter accompanying the data transmission at either an explicit bit error rate of 10<sup>-9</sup> or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Test Conditions for Total Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 163

Test Setup

1	After you select the options in the Test Specification and Test Selection area of the Set Up tab, click
	the Test Setup button. The Test Setup window displays.

Device ID Operator ID Project ID	Comments
Device Type: Cable Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s), (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** automatically grays out.
  - c Click Next.

3	On the DUT Definition Setup window, select options based on the settings defined in "Test Conditions
	for Total Jitter Test".

UT Definition Setting Lane Setting	Bit Bate	Spread Spectrum
		Clocking
I Lane	🔲 6.75 Gbps	Disabled
C 2 Lanes	🗖 5.4 Gbps	C Enabled
C 4 Lanes	🗹 2.7 Gbps	
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🔽 Level 0	Swing 0	Pre-emphasis 0
Level 1	🔲 Swing 1	🔲 🔲 Pre-emphasis 1
Level 2	🔲 Swing 2	Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	ŕ
De-Embed Fixture	Please select the Fixture Type	Ŧ
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	* •
No of Channels	Description	
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on fest.	

Differential Probe Channel Selection		
		Lane 0
		Channel 1 🗸
Legend		
	<< Back	Finish Close

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the **Select Tests** tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Cable Tests" on page 852 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

## Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - *a* Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - b Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - b Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

# PASS Condition

#### Table 165 Total Jitter

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.491 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.750 UI

UI is Unit Interval.

#### **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.4
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

# Expected/Observable Results

The measured total jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Cable Non-ISI Jitter Test

Test ID

12240001 - Non-ISI Jitter Test

Test Overview

The objective of the test is to evaluate the Non-ISI jitter accompanying the data transmission at either an explicit bit error rate of  $10^{-9}$  or through an approved estimation technique. This measurement is a data time interval error (Data-TIE) jitter measurement.

The jitter is separated into each jitter components and the total jitter is estimated to  $10^{-9}$  BER based on the Dual-Dirac Model:

$$TJ = DJ_{dd} + n^* RJ_{rms}$$

where, DJ is the Deterministic Jitter, RJ is the Random Jitter and n = 12.0 to accommodate  $10^{-9}$  BER.

Calculate Non-ISI Jitter using the following equation:

Non-ISI Jitter = TJ - ISI Jitter

Test Conditions for Non-ISI Jitter Test

Test Parameter	Condition
Test Point	RBR-TP3 HBR-TP3_EQ
Bit Rate	RBR, HBR
SSC	SSC Disabled
Voltage Level	Level 0
Pre-Emphasis Level	Level 0
Post-Cursor2 Level	Level 0
Test Lane	Lane 0
Test Pattern	PRBS7
Input Signal Parameter Applied by Stimulus at TP2	Refer to Table 163

Test Setup

1 After you select the options in the **Test Specification** and **Test Selection** area of the **Set Up** tab, click the **Test Setup** button. The **Test Setup** window displays.

Device ID Operator ID Project ID	Comments
Device Type: Cable Test Type: Differential Tests	Description Device Type: DisplayPort compliance application defines three categories for the type of device(s) (1) Source

- 2 On the **Test Setup** window,
  - a Define your DUT to distinguish between several test runs on the HTML report that the application generates at the end of the test runs.
  - *b* Select **Device Type:** as **Cable**, **Test Type:** automatically grays out.
  - c Click Next.

3 On the **DUT Definition Setup** window, select options based on the settings defined in "Test Conditions for Non-ISI Jitter Test".

Lane Setting	BitRate	Spread Spectrum Clocking
I Lane	🗌 6.75 Gbps	Oisabled
C 2 Lanes	🗖 5.4 Gbps	C Enabled
4 Lanes	☑ 2.7 Gbps	
	🗖 1.62 Gbps	
Post Cursor 2 Level	Voltage Swing	Pre-Emphasis Level
🔽 Level 0	Swing 0	Pre-emphasis 0
Level 1	Swing 1	🔲 Pre-emphasis 1
Level 2	Swing 2	🔲 Pre-emphasis 2
Level 3	Swing 3	Pre-emphasis 3


4 On the **Test Connection Setup** window, select the appropriate fixture type from the drop-down options, type of probe connection and number of oscilloscope channels.

Fixture Type	Description	
lder Tech MYDP-TPA-P 👻	Fixture Type: DisplayPort Fixture Setup.	Â
De-Embed Fixture	Please select the Fixture Type	-
Connection Type	Description	
<ul> <li>Differential Probe</li> <li>Single-Ended (A-B)</li> </ul>	Connection Type: There are two Differential connection models that are supported:	Î
No of Channels	Description	Ŧ
1 Channel 💌	Number of Scope Channels: Setting of number of scope channels needed by Probe(s) or SMA cable(s) used on test.	* *

Lane 0 Channel 1	
Channel 1	
Legend	•
Legend	

5 On the Channel Selection Setup window, assign channels to lanes.

- 6 Click Finish. The Set Up tab displays.
- 7 Click the Select Tests tab to select the tests for DisplayPort test patterns defined above.



8 See "Setting Up the DisplayPort Compliance Test Application for SlimPort Cable Tests" on page 852 to complete the task flow for DUT setup along with configuring the Compliance Application to run the test.

#### Measurement Procedure

- 1 Ensure that the InfiniiSim is configured based on the settings in the Configuration Variable.
- 2 Acquire and verify the input signal.
  - a Verify the trigger and the amplitude of the input signal.
  - *b* Scale the vertical display of the input signal to the optimum value.
  - c Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the input signal.
- 3 Create FUNC3 signal, which is the magnify signal of the input signal.
- 4 Create FUNC4 signal, which is the equalized signal of the magnify signal. Equalized signal is created by convolving the input signal with the transfer function of the cable model and equalizer based on the settings in the Configuration Variable (Cable Equalizer).
  - a Scale the vertical display of the equalized signal to the optimum value.
  - b Measure V<sub>TOP</sub> and V<sub>BASE</sub> of the equalized signal.
  - c Measure the data rate of the equalized signal.
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery as described in the section "Clock Recovery".
- 6 Set up the parameters for jitter separation using the EZJIT Plus/Complete Software.
  - a Load the jitter separation parameter into the EZJIT Plus/Complete software based on the settings in the Configuration Variable.
  - *b* Acquire the signal until 1,000,000 edges are analyzed.
- 7 Note the jitter component value from the EZJIT Plus/Complete Software.
- 8 Report the measurement results.

# PASS Condition

#### Table 166 Non ISI Jitter

	Receiver Connector
High-Bit Rate (2.7 Gb/s per lane)	TP3_EQ
A <sub>p-p</sub>	0.330 UI
Reduced-Bit Rate (1.62 Gb/s per lane)	TP3
A <sub>p-p</sub>	0.180 UI

UI is Unit Interval.

#### **Test References**

See:

- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 9.4
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.5.3.7.2, Table 3-22

# Expected/Observable Results

The measured Non-ISI jitter for the test signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

#### 22 SlimPort Cable Tests

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 23 SlimPort AUX Channel Tests

Overview / 872 Setting Up for AUX PHY and Inrush Tests / 875 AUX Channel Unit Interval Test / 883 AUX Channel Eye Test / 885 AUX Channel Peak-to-Peak Voltage Test / 887 AUX Channel Eye Sensitivity Calibration Test / 889 AUX Channel Eye Sensitivity Test / 891



#### 23 SlimPort AUX Channel Tests

# Overview

This section describes the normative and informative AUX Channel physical layer tests and inrush tests for compliance verification of SlimPort source and sink.

Test Point for SlimPort AUX Channel Tests

You must test the Source and Sink/Branch devices at Test Point 2 (TP2). See Figure 171.




Figure 171 Test Point for SlimPort AUX Channel Tests

Table 167 defines the test point fixtures and instruments used for SlimPort (MyDP HBR25) AUX Channel Tests:

Table 167 Test Point Fixtures and Instruments for SlimPort (MyDP HBR25) AUX Channe
--

Test Requirement	Device Used
Test Point Access Fixture	<ul> <li>Mobility DisplayPort Test Point Adapter</li> <li>For MyDP Connector</li> <li>Wilder Technologies MYDP-TPA-P*</li> <li>*Use Wilder Technologies DP-TPA-A AUX Control board for all Wilder Technologies Test Point Adapters.</li> </ul>
Signal Analyzer	Infiniium Series Oscilloscope

Setting Up the DisplayPort Compliance Test Application for SlimPort AUX Channel Tests

Perform the following steps before you run the compliance tests on the AUX channel device:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.

🖾 DisplayPort File View Too		
🗅 📽 🖬   🖬		
Task Flow _	Set Up Select Tests Configure Connect Run Tests Automat	tion Results Html Report
Set Up	DisplayPort Compliance Test Application	
	Source Tests Setup	
V Columb Tanka	Test Specification Test Selection	
Select Tests	MyDP HBR25         C Physical Layer Tests           C AUX PHY and Inrush Tests         C Dual Mode Tests	s Test Setup Incomplete
Configure	Show Normative Tests Only DisplayPort Test Controller UnigrafDPTC	Enable Automation
$\downarrow$	Script File: C:\Program Files (x86)\Keysight\Infinium\App Brow	
Run Tests	AUX Channel Controller Mode     Standard DP Test Mode     Link Training Mode	Launch GUI

3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 172).

Figure 172 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with SlimPort Standards, select **MyDP HBR25** from the drop-down options in the **Test Specification** area and select **AUX PHY and Inrush Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests.
- 7 After making the required changes under the **Set Up** tab, click the **Select Tests** tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the **Set Up** tab and the **Test Setup** dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.
- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

#### 23 SlimPort AUX Channel Tests

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

# Setting Up for AUX PHY and Inrush Tests

Perform the following steps before you run the Auxiliary Channel and Inrush tests on the source or sink device:

1 After you select **AUX PHY and Inrush Tests**, click the **Test Setup** button on the **Set Up** tab.

Select Tests Select Tests Select Tests Select Tests Configure Connect Connect Run Tests Scipt File: C:\Program Files (x86)\Keysight\Infinium\Ap; Browse Configure Configure Connect Co	ect Tests   Configure   Connect   Run Tests   Automation   Results   Html Report   Port Compliance Test Application Tests Seture	
DisplayPort Test Controller       UnigrafDPTC       Image: Controller       Image: Controller         Script File:       C:\Program Files (x86)\Keysight\Infinitum\App       Browse       Configure         Run Tests       AUX Channel Controller Mode       Image: Controller Mode       Image: Controller Mode	Specification     Test Selection       Image: Big Specification     Image: Big Specification       Image: Big Specification     Image: Big	
	C:\Program Files (x86)\Keysight\Infiniium\App Browse Configure	

2 On the **DUT/Connectivity** page, select **Source** or **Sink** in the **DUT Type** area. In the **Reference Device** area, select **Yes** if a reference sink/source is attached to device under test during testing. Click **Next**.

DUT Type	Description
© Source	Select the type of device being
© Sink	tested.
For AUX Channel Tests:	Description
Reference Device	Indicate if a Reference Sink is
• Yes	attached during AUX channel
• No	testing of a Source.

3 On the **Connection Setup** page, depending on the probe connection you are using, select either **Differential Probe** or **Single-Ended** in the **Connection Type** area and in the **Connection** area, select the oscilloscope channel that is connected to the Auxiliary Lane.

ux Test Suite Setup	- • ×
Connection Setup	
Connection Type	
Differential Probe	
C Single-Ended	
Connection	
AUX Lane Connected To: Channel 1 💌	
<< Back Next >>	ок

4	On the Trigger Setup page, define the oscilloscope parameters to trigger on an Auxiliary signal
	during testing.

Test Suite Setup	
Trigger Setup	
Hold Off Time: 300 us	
Settings	
Trigger Level: 50 mV Probe Offset 0 mV	
Vertical Scale: 200 mV	
Offset: 0 mV	
Threshold	
Upper Threshold 50 mV	
Lower Threshold -50 mV	
Learn Verify Save Load	
<< Back Next >> OK	

**Hold Off Time** – The oscilloscope minimum hold off time before triggering the next waveform. Note that any Auxiliary transaction from the source must receive a reply from the sink in 400 us, else such a transaction is considered a timeout. Hold off time, in such cases, represents the minimum idle time before each AUX transaction is initialized. It is defaulted to 300 us which is a safe timing value for most devices tested in the lab. Most devices respond much faster than 300 us.

**Trigger Level** – The AUX channel signal level on which to trigger. Note that for a bi-directional signal (where a reference sink is attached), you must set the trigger level such that it crosses both the source command and the sink reply signal. Figure 173 and Figure 174 show correct and incorrect trigger levels.




Figure 173 Correct Trigger Level




Figure 174 Incorrect Trigger Level

**Vertical Scale** – The oscilloscope vertical scale. Set the vertical to make sure that all signals are visible on the oscilloscope display.

**Offset** – Set the offset so that the center point is aligned with the center of the oscilloscope display.

**Upper Threshold/Lower Threshold** — The threshold level of signal must be set properly so that both upper and lower thresholds cross both the source and sink signals when the DUT is attached with a reference sink. The threshold levels are important parameters because they are used for edge detection when decoding a source command from a sink reply. Figure 175 and Figure 176 show the correct and incorrect threshold sets.





Figure 175 Correct Threshold set






Figure 176 Wrong Thresholds set

- c On the Trigger Setup page, you may click the **Learn** button, which guides you through getting the trigger setup parameters. However, please note that the learning guide may not necessarily work many a times because the actual Auxiliary signals may vary for different manufacturers. Keysight recommends that you must check to make sure that the parameters are correctly set as previously described.
- d Click **Verify** and follow the instructions, if you wish to check the AUX Channel trigger.
- e You may **Save** or **Load** the trigger setup configuration as a \*.tsf file.
- 5 On the **Acquisition Mode** page, either **Finish** the setup wizard or enable **Offline Mode**, which is de-selected, by default. Offline Mode lets you save the waveform files so that you can avoid the manual process to initiate Auxiliary transactions during the time of test runs.

6 If you enable **Offline Mode**, define the number of waveforms to be saved. If required, click **Start Acquisition** to start capturing and saving waveforms.

Offline Mode		
Save waveform for:		
AUX Chan		
C AUX Cali		
C AUX Sens	itivity Lests	
Number of Acquisition	: 10	
Start Acquisition	1	

- 7 Click **Finish** to close the setup wizard. The **Set Up** tab displays.
- 8 Click the **Select Tests** tab and select the AUX Channel tests you want to run.

Probing/Connection Set Up for AUX Channel Tests

After selecting the tests under the **Select Tests** tab on the DisplayPort Electrical Performance Compliance Test Application, refer to the **Connect** tab to see the connection diagram and instructions required to establish/check the physical connection prior to running the tests. When the tests are running, the DisplayPort Electrical Performance Compliance Test Application may prompt you to make/change the proper connections for certain type of tests. When performing the Source AUX Channel tests, a Reference Sink device is required. Similarly, when performing the Sink AUX Channel tests, a Reference Source device is required.




Figure 177 Sample connection diagram for source AUX channel tests with source DUT connected to a reference sink




Figure 178 Sample connection diagram for source AUX channel tests without connecting to a reference sink




Figure 179 Sample connection diagram for sink AUX channel tests with sink DUT connected to a reference source

# AUX Channel Unit Interval Test

Test ID

125000 – AUX Channel Unit Interval Test (Source)

125010 – AUX Channel Unit Interval Test (Sink)

#### Test Overview

The objective of the test is to evaluate the AUX Channel waveform, ensuring that the overall variation of the Manchester transaction Unit Interval stays within the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

### Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Set up the parameter of the measurement trend:
  - a Set up the Unit Interval measurement for the differential AUX Channel signal.
  - *b* Set up the frequency measurement for the Clock signal.
  - c Set up the measurement trend.
- 6 Set up the waveform Histogram on the measurement trend:
  - a Initialize AUX Channel transactions and acquire the differential AUX Channel signal.
  - *b* Identify the first and the last points for the desired transaction.
  - c Zoom-in on the desired transaction.
  - *d* Set up the Vertical Waveform Histogram on the measurement trend within the desired transaction.
  - e Obtain the measurement for the mean, maximum and minimum values of the waveform Histogram.
- 7 Repeat step 6 ten times.
- 8 Report the measurement results.

PASS Condition

Manchester Transaction Unit Interval (UI<sub>MAN</sub>):

Minimum = 0.4 µsec

Maximum = 0.6 µsec

**Test References** 

See:

• VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 2, Table 2-2

Expected/Observable Results

The measured unit interval for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# AUX Channel Eye Test

Test ID

125001 - AUX Channel Eye Test (Source)

125011 - AUX Channel Eye Test (Sink)

#### Test Overview

The objective of this test is to evaluate the transmitter AUX Channel waveform, ensuring that the timing variables and amplitude trajectories support the overall DP system objectives of the Bit Error Rate in data transmission.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 6 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the waveform Histogram on the AUX Channel eye diagram to measure the left edge and the right edge.
- 8 Set up the parameters for the Mask Test.
  - a Load the eye mask based on the settings in the Configuration Variable.
  - *b* Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
  - c Initialize the AUX Channel transaction and run the eye mask until you obtain the required number of waveforms.
- 9 Check for any signal trajectories entering into the mask.
- 10 Report the measurement results.

## PASS Condition

PASS Value = 290mV\_diff\_pp or higher

FAIL Value = lower than 290mV\_diff\_pp

Table 168 Eye Mask Vertices for AUX Channel for Manchester Transactions

Mask Point	Time (from EYE Center)	Minimum Voltage Value at Six Vertices (mV)
1	-185ns	0
2	-135ns	145
3	135ns	145
4	185ns	0
5	135ns	-145
6	-135ns	-145




Figure 180 AUX Channel EYE Mask for Manchester Transactions

Mask Test: Zero mask failures.

## Test References

See:

- SlimPort Compliance Test Specification Version 1, Section 2.2
- VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 2, Table 2-1 and Table 2-2
- · VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2.6, Figure 3-29 and Table 3-8

#### Expected/Observable Results

The measured eye diagram for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test. The rendered eye diagram shall have no signal trajectories entering the mask area.

# AUX Channel Peak-to-Peak Voltage Test

Test ID

125002 - AUX Channel Peak-to-Peak Voltage Test (Source)

125012 – AUX Channel Peak-to-Peak Voltage Test (Sink)

#### Test Overview

The objective of the test is to evaluate the transmitter AUX Channel Waveform, ensuring that the peak-to-peak voltage stays within the specification limits.

#### **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

## Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 2 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 3 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 6 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 7 Set up the horizontal waveform Histogram on the AUX Channel eye diagram to measure the left edge and the right edge.
- 8 If you have selected the "AUX Channel Eye Test" under the **Select Tests** tab of the compliance application:
  - a Set up the parameter of the Mask Test:
    - i Load the eye mask based on the settings in the Configuration Variable.
    - ii Center the eye mask at the middle of the eye diagram based on the measured left edge and right edge.
    - iii Initialize the AUX Channel transaction and run the eye mask until ten waveforms are folded.
  - b Check for any signal trajectories entering into the mask.

- 9 Set up the waveform histogram on the AUX Channel eye diagram.
  - a Set up the vertical waveform histogram on the AUX Channel eye diagram to measure the peak to peak voltage.
- 10 Report the measurement results.

#### PASS Condition

#### Table 169 DisplayPort AUX Channel Peak-to-Peak Voltage

Parameter	Min	Мах
AUX Peak-to-Peak voltage at a transmitting device $(V_{\text{AUX-DIFFp-p}})$	0.29V	1.38V

# Test References

See:

- · VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 2, Table 2-1
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2, Table 3-6

## Expected/Observable Results

The measured peak-to-peak voltage for the transmitter AUX Channel signal shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# AUX Channel Eye Sensitivity Calibration Test

Test ID

125021 – AUX Channel Eye Sensitivity Calibration (Reference Sink)

#### Test Overview

The objective of this test is to calibrate the peak-to-peak voltage of the transmitter AUX Channel waveform by reference device (reference source or reference sink), ensuring that the peak-to-peak voltage stays within the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

#### Measurement Procedure

- 1 Set up the AUX Channel voltage level of the reference device (reference source or reference sink) to the desired settings based on the settings in the Configuration Variable.
- 2 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 3 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 4 Generate FUNC2 (Clock) signal for the eye folding using the MATLAB script. The MATLAB script generates the clock for the desired transaction (either Source transaction or Sink transaction based on the type of DUT).
- 5 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 6 Generate FUNC3 signal, which is the second differential signal of the AUX Channel.
- 7 Fold the differential signals of the AUX Channel to generate the eye diagram at the middle of the screen such that it is more than one full UI but no more than 2.5 UI.
- 8 Set up the waveform Histogram on the AUX Channel eye diagram:
  - a Initialize the AUX Channel transaction and acquire the differential AUX Channel signal.
  - *b* Set up the vertical waveform Histogram of width 0.6 UI at the center of the AUX Channel eye diagram.
  - c  $\,$  Measure the V\_{TOP} and V\_{BASE} using the waveform Histogram mean value.
- 9 Repeat Step 8 three times.
- 10 Report the measurement results.

# PASS Condition

Table 170 DisplayPort AUX Channel Peak-to-Peak Voltage

Parameter	Min	Max
AUX Peak-to-Peak voltage for AUX Channel Eye Sensitivity	0.24V	0.28V

Test References

See:

- SlimPort Compliance Test Specification Version 1, Section 2.2
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2, Table 3-6

Expected/Observable Results

The measured peak-to-peak voltage for the AUX Channel signal by reference device (reference source or reference sink) shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# AUX Channel Eye Sensitivity Test

Test ID

125041 – AUX Channel Eye Sensitivity Test (Source)

125051 – AUX Channel Eye Sensitivity Test (Sink)

#### Test Overview

The objective of the test is to evaluate the sensitivity to the AUX Channel Eye Opening of the DUT as per the specification limits.

#### **Test Conditions**

Test Parameter	Condition
Test Point	TP2
Stimulus	Source–Unigraf DPR-100 Compact Sized DisplayPort Reference Sink Sink–Unigraf DPT-200 Compact Sized DisplayPort Reference Source

### Measurement Procedure

- 1 Set up the AUX Channel voltage level of the reference device (reference source or reference sink) to the desired settings based on the settings in the Configuration Variable.
- 2 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the **Trigger Setup**.
- 3 Generate FUNC1 signal, which is the first differential signal of the AUX Channel.
- 4 Set up the parameter of the measurement:
  - a Enable measurement of all edges to obtain a statistical value of the measurement.
  - *b* Set up the measurement threshold.
  - c Set up the Clock Recovery.
- 5 Initialize the AUX Channel transaction and acquire the differential AUX Channel signal.
- 6 Check if the reference device could detect the transaction or not.
- 7 Decode the AUX Channel signal and check whether the transaction passed or failed.
- 8 Report the measurement results.

## PASS Condition

Determine whether the AUX Channel communication is successful. For example, the Transmitter DUT sends an AUX Request to the Reference Receiver. The Reference Receiver acknowledges and the Transmitter DUT responds to the to indicate that the acknowledgment was successfully received.

PASS = No errors observed in the response

FAIL = One or more errors observed

## Test References

See:

- SlimPort Compliance Test Specification Version 1, Section 2.2
- VESA DisplayPort PHY Compliance Test Specification Version 1.2b, Section 8.2
- VESA DisplayPort Standard Version 1, Revision 2a, Section 3.4.2, Table 3-6

# Expected/Observable Results

The measured AUX Channel transaction shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

# 24 SlimPort Inrush Tests

Overview / 894 Inrush Energy Power Test / 897 Inrush Peak Current Test / 899



# Overview

This section describes the normative and informative inrush tests for compliance verification of SlimPort source and sink, which is a power consumer.

## Test Point

The test fixture for inrush tests implements the schematic shown in Figure 181.




Figure 181 Schematics for testing a Power Consumer Device

The test fixture must be designed and used according to the following guidelines:

- A high gate voltage FET on the MyDP\_PWR line is recommended to allow a fast connect capability, which allows a single connection event for testing. Without such an arrangement, multiple connections will be required to obtain a reasonable "worst-case" attachment event.
- Connection length between the power supply and the test fixture must be minimized. A maximum of four inches is recommended.
- The power supply must have enough outrush capability as to not negatively affect the test fixture's outrush capability.
- The power supply must be run at 5.5V (5.0V + 10%) read across  $V_{\rm C}$ .

Any Power Consumer test fixture must be calibrated using the Power User test fixture, as shown in Figure. Testing with the two fixtures combined should result in the approximate values given below. If required, the component values on the Power Consumer test fixture should be adjusted to match the expected results.

For Source:

- $V_C$  steady before connection = 5.5V
- Inrush Current = ~9.0A

# For Sink:

- V<sub>C</sub> steady before connection = 3.6V
- Inrush Current = ~13.0A

Setting Up the DisplayPort Compliance Test Application for SlimPort Inrush Tests

Perform the following steps before you run the compliance tests on the DUT:

- 1 Connect the appropriate test fixture to the device under test (DUT).
- 2 Start the automated testing application as described in "Starting the DisplayPort Electrical Performance Compliance Test Application" on page 53.
- 3 On the DisplayPort Compliance Test Application, click the **Set Up** tab (see Figure 182).

🔟 DisplayPort D	DisplayPort 1*	• <b>×</b>		
File View Tools Help				
🗅 📽 🔚 🔤				
Task Flow	Set Up Select Tests Configure Connect Run Tests Automation Results Html Report			
Set Up	DisplayPort Compliance Test Application			
	Source Tests Setup			
	Test Specification Test Selection			
Configure	MyDP HBR25       C       Physical Layer Tests       Test Setup         C       AUX PHY and Inrush Tests       Test Setup Incomplete         Dual Mode Tests       C			
$\overline{\mathbf{V}}$	Show Normative Tests Only			
Connect	DisplayPort Test Controller UnigrafDPTC			
$\downarrow$	Script File: C:\Program Files (x86)\Keysight\Infiniium\App Browse Configure			
Run Tests	AUX Channel Controller Mode     Standard DP Test Mode     Link Training Mode     Launch GUI			
♥ 0 Tests Follow	w instructions to describe your test environment Connection: UNKNOWN	11.		

Figure 182 Set Up tab on the DisplayPort Compliance Test App

- 4 To test for compliance with SlimPort Standards, select **MyDP HBR25** from the drop-down options in the **Test Specification** area and select **AUX PHY and Inrush Tests** in the **Test Selection** area.
- 5 De-select **Show Normative Tests Only**, if you want to run Informative Tests also. By default, this check-box is selected.
- 6 Click the **Test Setup** button. The **Test Setup** wizard displays. Define the DUT parameters, connection type and various settings required to run the tests. Refer to "Setting Up for AUX PHY and Inrush Tests" on page 875 to know in detail how to set up the DUT for Inrush Tests.
- 7 After making the required changes under the Set Up tab, click the Select Tests tab to select a test or a group of tests that you wish to run. Note that the tests displayed under this tab are dependent on the parameters defined in the Set Up tab and the Test Setup dialog.
- 8 Once you select the tests under the **Select Tests** tab, the automated application automatically optimizes the configuration options under the **Configure** tab. However, you may manually make changes to one or more parameters, if required, for test runs under **Compliance** Mode or **Debug** mode.

- 9 Click the **Connect** tab to see the connection diagram for the selected tests along with the instructions to establish the physical connection. During test runs, the automated application may prompt you for changes in the connection/physical setup, if required.
- 10 Run the selected tests and view the test results under the **Results** tab once all test runs are complete.

Refer to the Keysight U7232D DisplayPort Compliance Test Application's Online Help for detailed description on the working and functionality of each of the features/tabs on the Compliance Test Application.

# Inrush Energy Power Test

Test ID

127000 - Inrush Energy Power Test

Test Overview

The objective of the test is to evaluate the Inrush energy at the power supply input of a power consuming DUT according to the specification limits.

#### **Test Conditions**

Test Parameter	Condition
Test Point	TP2

## Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the Configuration Variable.
- 2 Generate FUNC1 signal (filtered  $V_d$ ) by applying the low-pass filter on the  $V_d$  signal.
- 3 Generate FUNC2 signal (Current) by applying the following equation:

$$Current (I_d) = V_d / R_m$$

4 Generate FUNC3 signal (Power) by applying the following equation:

Power (
$$P_s$$
) =  $I_d * V_s$ 

- 5 Set up the trigger level of V<sub>d</sub> signal and acquire the input signal.
- 6 Identify the first and the last points where the filtered V<sub>d</sub> signal crosses the crossing point.
- 7 Calculate the Inrush Energy Power by summing the area under the power (FUNC3 signal) from the first point to the last point where the filtered V<sub>d</sub> signal crosses the crossing point.
- 8 Calculate the Inrush peak current using the following equation:

where,  $V_{d_Peak}$  is the peak voltage on the  $V_d$  signal from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point (06A \*  $R_m$ ).

- 9 Repeat step 5 to 8 ten times to find the worst case (maximum) of inrush energy power and inrush peak current.
- 10 Report the inrush energy power measurement results.

## PASS Condition

Power Consumer Requirements:

- Evaluated Inrush Energy (mJ) Resultant<sub>ENERGY\_Power\_Consumer</sub> < 0.4mJ</li>
- Evaluated Inrush Current Resultant<sub>PEAK\_CURRENT\_Power\_Consumer</sub> ≤ 9 Amps

### Test References

See:

For Source:

- SlimPort Compliance Test Specification Version 1, Section 2.3
- · VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.5
- VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 6

For Sink:

- SlimPort Compliance Test Specification Version 1, Section 5.2
- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 3.4
- VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 6

#### Expected/Observable Results

The measured worst case inrush energy power for the power consuming DUT shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

# Inrush Peak Current Test

Test ID

127001 - Inrush Peak Current Test

Test Overview

The objective of the test is to evaluate the Inrush energy at the power supply input of a power consuming DUT according to the specification limits.

## **Test Conditions**

Test Parameter	Condition
Test Point	TP2

## Measurement Procedure

- 1 Configure the Acquisition Setup and the Vertical Scale of the input signal based on the settings in the Configuration Variable.
- 2  $\,$  Generate FUNC1 signal (filtered  $V_d)$  by applying the low-pass filter on the  $V_d$  signal.
- 3 Generate FUNC2 signal (Current) by applying the following equation:

$$Current (I_d) = V_d / R_m$$

4 Generate FUNC3 signal (Power) by applying the following equation:

Power (
$$P_s$$
) =  $I_d * V_s$ 

- 5 Set up the trigger level of  $V_{\rm d}$  signal and acquire the input signal.
- 6 Identify the first and the last points where the filtered V<sub>d</sub> signal crosses the crossing point.
- 7 Calculate the Inrush Energy Power by summing the area under the power (FUNC3 signal) from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point.
- 8 Calculate the Inrush peak current using the following equation:

where,  $V_{d_Peak}$  is the peak voltage on the  $V_d$  signal from the first point to the last point where the filtered  $V_d$  signal crosses the crossing point (06A \*  $R_m$ ).

- 9 Repeat step 5 to 8 ten times to find the worst case (maximum) of inrush energy power and inrush peak current.
- 10 Report the inrush peak current measurement results.

## PASS Condition

Power Consumer Requirements:

- Evaluated Inrush Energy (mJ) Resultant<sub>ENERGY\_Power\_Consumer</sub> < 0.4mJ</li>
- Evaluated Inrush Current Resultant<sub>PEAK\_CURRENT\_Power\_Consumer</sub>  $\leq$  9 Amps

## Test References

See:

For Source:

- SlimPort Compliance Test Specification Version 1, Section 2.3
- · VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 2.5
- VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 6

For Sink:

- SlimPort Compliance Test Specification Version 1, Section 5.2
- VESA Mobility DisplayPort (MyDP) Compliance Test Specification Version 1.0, Section 3.4
- VESA Mobility DisplayPort (MyDP) Standard Version 1, Section 6

#### Expected/Observable Results

The measured worst case inrush peak current for the power consuming DUT shall be within the conformance limits as specified in the specification mentioned under the "PASS Condition" section for this test.

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application Method of Implementation

# 25 Calibrating the Infiniium Oscilloscope

To Run the Self Calibration / 902 Internal or Self Calibration / 903

This section describes the Keysight Infiniium Oscilloscopes calibration procedures.



#### To Run the Self Calibration

## NOTE

Let the Oscilloscope warm up before adjusting. Warm up the Oscilloscope for 30 minutes before starting calibration procedure. Failure to allow warm up may result in inaccurate calibration.

The self calibration uses signals generated in the Oscilloscope to calibrate Channel sensitivity, offsets, and trigger parameters. You should run the self calibration

- yearly or according to your periodic needs,
- · when you replace the acquisition assembly or acquisition hybrids,
- when you replace the hard drive or any other assembly,
- when the oscilloscope's operating temperature (after the 30 minute warm-up period) is more than ±5 °C different from that of the last calibration.

Before you begin calibrating the Infiniium Oscilloscope in preparation for running the DisplayPort automated tests, you need the equipments described in the section Other Equipment (required for Internal/Self Calibration of the Infiniium Oscilloscope) of the "Required Equipment and Software" on page 3.

#### Internal or Self Calibration

NOTE

Calibration time: It takes approximately 1 hour to run the self calibration on the Oscilloscope, including the time required to change cables from Channel to Channel.

1 Let the Oscilloscope warm up before running the Self Calibration.

Perform self calibration only after the oscilloscope has run for 30 minutes at ambient temperature with the cover installed. Calibration of an Oscilloscope that has not warmed up may result in an inaccurate calibration.

2 From the Infiniium Oscilloscope's main menu, click Utilities>Calibration....




Figure 183 Accessing Calibration dialog on the Oscilloscope

The Calibration dialog appears.

3 To start the calibration process:

a Clear the Cal Memory Protect checkbox.

You cannot run self calibration if this box is checked. See Figure 184.

File	Control	Setup	Display Trigg	ger Measure M	lath Analyze	e Utilities Dem	os Help				
Run	Stop S	ingle		~~~~~	~~~~	~~~~	$\sim\sim$	~~~~	~~~~	T 0.0 V	
	1.00	V/ (0	.o v 🔶 🕂	1]							
💟 Time Meas Vertical Meas											4.00 V
V St	Calibr	ation	_	_	_	🛊 ? 🗙					
/ertic	Ca	l Memo	ry Protect		Start						3.00 V
al M	Frame										
leas	Cat	egory	Status	∆ Temp	Date						2.00 V
	Calibi	ration Scale	Default Uncalibrated	2°C 29	FEB 2008 2	21:51:10	Cancel I	Dialog	<b>幸</b>   ?		
	Chan	nel Sta	tus ———				Perfor	ming Calibratio	n		1.00 V
	Com	mon: F	ailed					ining Galibradie			
	Co	nnector	Vertical	Trigger							
Ţ	Cha	nnel 1	Failed	Failed				Cancel		++	0.0 V
	Cha	nnel 2	Failed	Failed				Calleer			
$\leq$	Cha	nnel 3	Failed	Failed						-	
a a	Cha	nnel 4	Failed	Failed							-1.00 V
sur	Aux			Failed							
em.	En	able De	tails								-2.00 V
ien						-					
ts.											
											-3.00 V
-50	0 ns	-400 ns	-300 ns	-200 ns	-100 ns	0.0 s	100 ns	200 ns	300 ns	400 ns	-4.00 V 500 ns 1
$\otimes$	100	ns/	0.0 s	<b>@</b> 🕕 📮							

Figure 184 Clearing Cal Memory Protect and Starting Calibration

*b* Click **Start** to begin calibration.

c Follow the on-screen instructions.

- File Control Setup Display Trigger Measure Math Analyze Utilities Demos Help KEYSIGHT X 40.0 GSa/s 40.0 kpts ₩ 12.0 GHz 0.0 V **4** 🏳 1.00 V/ 0.0 V Time Meas Vertical Meas 4.00 V 3.00 V Calibration 🕸 ? 🗙 Cal Memory Protect Start Frame Calibration Options 2 Category Status ∆ Temp Date Standard Cal Calibration Calibrated 3°C 30 JUN 2011 08:15:07 Standard and Time Scale Cal 29 FEB 2008 21:51:10 TimeScale Calibrated 2°C Standard Cal and Default Time Scale Channel Status Common: Passed Ok Connector Vertical Trigger Passed Passed Channel 2 Passed Passed -1.00 V Passed Passed Channel 3 Channel 4 Passed Passed Passed -2.00 V Enable Details -3.00 V -4.00 V 500 ns -400 ns -300 ns -200 ns -100 ns 0.0 s 100 ns 200 ns 300 ns 400 ns 500 ns 100 ns/ 0.0 s Ø Д H)
- *d* During the calibration of any Oscilloscope Channel, if the oscilloscope prompts you to perform a Time Scale Calibration, select **Standard Cal and Default Time Scale** in the **Calibration Options** dialog.

Figure 185 Selecting options from the **Calibration Options** dialog

The options under the Calibration Options dialog are:

- **Standard Calibration**—Oscilloscope does not perform time scale calibration and uses calibration factors from the previous time scale calibration and the reference signal is not required. The rest of the calibration procedure continues.
- **Standard and Time Scale Cal**—Oscilloscope performs time scale calibration. You must connect a reference signal to the Oscilloscope Channel, after ensuring that the reference signal meets the following specifications. Failure to meet these specifications result in an inaccurate calibration.

- Standard Cal and Default Time Scale—Oscilloscope uses the default time scale calibration factors and does not require the 10 MHz reference signal. The rest of the calibration procedure continues.
- e Disconnect everything from all inputs and AUX Out.
- f Connect the calibration cable from AUX Out to a specific Channel.
- g Connect the calibration cable from AUX Out to each of the Channel inputs as requested.
- h~ Connect the 50  $\Omega$  BNC cable from the AUX Out to the AUX Trig on the front panel of the Oscilloscope.
- *i* A Passed/Failed indication is displayed for each calibration section. If any section fails, check the calibration cables and run the Oscilloscope **Self Test...** in the **Utilities...** menu.
- *j* After the calibration procedure is completed, click **Close**.

#### Probe Calibration and De-skew


Along with calibrating the Infiniium Oscilloscope, it is a good practice to calibrate and de-skew the probes, before you start running the automated tests.

Differential SMA Probe Head Attenuation/Offset Calibration

Perform the following steps

- 1 Connect a shorting cap to the center SMA connector of the Differential SMA Probe Head.
- 2 Connect the BNC connector of the SMA to BNC adapter to AUX Out on the front panel of the Infiniium Oscilloscope.
- 3 Using the Differential SMA Probe Head, connect the Oscilloscope's AUX Out to the positive (+) side of InfiniiMax Probe Amplifier. Keep the negative (-) side of the InfiniiMax Probe Amplifier open.

- 4 On the Infiniium Oscilloscope,
  - a Click Setup>Channel 1....



b The Channel dialog displays to set up Channel 1 of the Oscilloscope.

Channel	🔹 ? 🗙
	rential nels 1 & 3
Acquisition HW & Display ——	
Scale 📃 Fine	
1.00 V/	
Offset	
Skew	
0.0 s	
Labels 1	
Impedance Coupling Off	
Ο 50 Ω Ο DC Setup	Bandwidth Limit
Δ 1 ΜΩ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ	Probe
PrecisionProbe/PrecisionCable	Probe
On Setup	Probe Cal
	Trigger

Probe Configuration				# ? X
1 1169A 2	1169A <u> </u> 116	9A 🕘 1169A		
C Probe System —				
External Scali	ng 🔲 Attenuator	DC Block	Extension	n Cable
	DA/B Probe Head	9A Probe Amp 12 GHz US44000139 Options		
Probe System Cha	aracteristics ——	Calibration State	us	
Bandwidth	12.0 GHz	Atten/Offset	Uncalibrated	Cal
Resistance Max Input	50.0 Ω ±4.2 Vrms	Attenuation	2.2:1	
Signal Range	±1.1 V	Skew	Uncalibrated	Cal
CM Range	±4.3 V			
SE offset range:	±6.0 V			

c Click **Probe...**. The **Probe Configuration** dialog displays.

*d* In the **Probe Head** block, click the **Select Head...** button.

e Select N5380A/B from the list.



f In the Calibration Status area, click the Cal... button corresponding to Atten/Offset.

Probe Calibration				? X X
1 1169A 2	1169A 3 1169	9A 🕘 1169A		
Please allow 15 mir	nutes for probe warr	nup before startin	g calibration.	Ь
C Attenuation/O	ffset Cal 🦙 Skew 🤇	Calibration — 🌀	Automatic Probe Corre	ction
Uncalibrate	ed Unc	alibrated	Off	
Using Default Atte	n (2.2:1) Using D	Default Skew		
Start Atten/Offse	et Cal Start :	Skew Cal		
	][			[_
Probe System Cha	aracteristics ——	Calibration Stat	tus —	<b></b> _
Bandwidth	12.0 GHz	Atten/Offset	Uncalibrated	Cal
Resistance	50.0 Ω	Attenuation	2.2:1	
Max Input	±4.2 Vrms	ALLEHUALION	2.2.1	
Signal Range	±1.1 V	Skew	Uncalibrated	Cal
CM Range	±4.3 V			
SE offset range:	±6.0 V			

*h* The Calibration wizard displays. Follow the on-screen instructions. At the end of the Atten/Offset Calibration, perform the Skew Calibration for the Differential SMA Probe Head.

Differential SMA Probe Head Skew Calibration

This procedure ensures that the timing skew errors between channels are minimized. After the Atten/Offset Calibration is done, perform the following steps for skew calibration:

1 On the Probe Calibration dialog, click Start Skew Cal....

Probe Calibration			🔅 ? 🗙	X
1 1169A 2	1169A 3 1169	9A 🕘 1169A		
Please allow 15 mir	nutes for probe warr	nup before startin	g calibration.	Ь
C Attenuation/O	ffset Cal 🦙 🖓 Skew 🤇	Calibration — 🌀	Automatic Probe Correction	
Uncalibrate Using Default Atte Start Atten/Offse	ed Unc In (2.2:1) Using D	alibrated Default Skew Skew Cal	Off	
Probe System Cha	aracteristics ——	Calibration Stat	tus ———	┛┐
Bandwidth	12.0 GHz	Atten/Offset	Uncalibrated Cal.	
Resistance Max Input	50.0 Ω ±4.2 Vrms	Attenuation	2.2:1	
Signal Range	±1.1 V	Skew	Uncalibrated Cal.	
CM Range SE offset range:	±4.3 V ±6.0 V			

2 The Calibration wizard displays. Follow the on-screen instructions.

Differential Socketed Probe Head Atten/Offset Calibration

Perform the following steps

- 1 Ensure that an InfiniiMax Probe Amplifier, attached to a Differential Socketed Probe Head is connected to Channel 1 of the Oscilloscope.
- 2 Install the 80  $\Omega$  resistors into the Differential Socketed Probe Head. These resistors are required only for probe calibration and de-skew.
- 3 Connect the De-Skew fixture to AUX Out on the front panel of the Infiniium Oscilloscope.
- 4 Clip the resistors on the De-Skew fixture.

- 5 On the Infiniium Oscilloscope,
  - a Click Setup>Channel 1....

File Control Setup Display Trigger Mea	sure Math	Analyze	Utilities De	mos Help	11:19 AM Apr 13, 2016	KEYSIGH	
Offline Offline Offline Offline Offline	$\sim$	~~~	$\sim\sim\sim$	~~~~	~~~~	~	
Channel 4							4.00 V
Hosted Channels							
Digital Channels							
Waveform Memories							3.00 V
Signal Type	-						2.00 V
Tosted Instituments	_						2.00 V
Protocol Decode							

*b* The **Channel** dialog displays to set up Channel 1 of the Oscilloscope.

Channel	🔹 ? 🗙
	rential nels 1 & 3
Acquisition HW & Display ——	
Scale 📃 Fine	
1.00 V/	
Offset	
Skew	
0.0 s	
Labels 1	
Impedance Coupling Off	
Ο 50 Ω Ο DC Setup	Bandwidth Limit
Δ 1 ΜΩ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ	Probe
PrecisionProbe/PrecisionCable	Probe
On Setup	Probe Cal
	Trigger

Probe Configuration				\$?X
1 1169A 2	1169A 3 1169	A 4 1169A		
Probe System $-$				]
External Scali	ng 📃 Attenuator	DC Block	Extensio	n Cable
	rential Socketed	Probe Amp 12 GHz S44000139 Options		
Probe System Ch	aracteristics —	Calibration Stat	us	
Bandwidth	12.0 GHz	Atten/Offset	Uncalibrated	Cal
Resistance Capacitance	50.0 kΩ 340.0 fF	Attenuation	3.3:1	
Max Input	±30.0 V	Skew	Uncalibrated	Cal
Signal Range	±1.7 V			
CM Range SE offset range:	±8.0 V ±16.0 V			
SE onsechange.				

c Click **Probe...**. The **Probe Configuration** dialog displays.

*d* In the **Probe Head** block, click the **Select Head...** button.

e Select E2678A/B from the list.

Probe Configuration	
1 1169A 2 1169A 3 1169A	
Differential Socketed US	DC Block Extension Cable Probe Amp 12 GHz 544000139 Deptions Calibration Status Atten/Offset Uncalibrated Cal Attenuation 3.3:1 Skew Uncalibrated Cal
SE offset range: ±16.0 V	
<i>g</i> The <b>Probe Calibration</b> dialog displays. Clic <b>Probe Calibration</b>	* Start Atten/Unset Cal
1 1169A 2 1169A 3 1169A	
Using Default Atten (3.3:1) Using De	
Probe System Characteristics         Bandwidth       12.0 GHz         Resistance       50.0 kΩ         Capacitance       340.0 fF         Max Input       ±30.0 V	Calibration Status Atten/Offset Uncalibrated Cal Attenuation 3.3:1 Skew Uncalibrated Cal

*f* In the **Calibration Status** area, click the **Cal...** button corresponding to **Atten/Offset**.

*h* The Calibration wizard displays. Follow the on-screen instructions. At the end of the Atten/Offset Calibration, perform the Skew Calibration for the Differential Socketed Probe

Signal Range

SE offset range:

CM Range

±1.7 V

±8.0 V

±16.0 V

Head.

Differential Socketed Probe Head Skew Calibration

This procedure ensures that the timing skew errors between channels are minimized. After the Atten/Offset Calibration is done, perform the following steps for skew calibration:

1 On the Probe Calibration dialog, click Start Skew Cal....

Probe Calibration		_			2 X X
1 1169A 2	1169A (	3 1169/	A 4 116	9A	
Please allow 15 mir	nutes for pr	obe warm	up before sta	arting calibration.	Ь
C Attenuation/O	ffset Cal 🔒	Skew Ca	libration —	Automatic Prob	e Correction
Uncalibrate	ed	Unca	librated	Off	
Using Default Atte	n (3.3:1)	Using De	fault Skew		
Start Atten/Offse	et Cal	Start S	kew Cal		
	J		]		
Probe System Cha	aracteristics	<del>،</del>	Calibration	Status ———	
Bandwidth	12.0 GHz		Atten/Offse	t Uncalibra	ted Cal
Resistance	50.0 kΩ				
Capacitance	340.0 fF		Attenuation	3.3:1	
Max Input	±30.0 V		Skew	Uncalibra	ted Cal
Signal Range ±1.7 V					
CM Range	±8.0 V				
SE offset range:	±16.0 V				

2 The Calibration wizard displays. Follow the on-screen instructions.

For more information on connecting probes to the Infiniium Oscilloscope, refer to the De-skew and Calibration manual. This manual comes together with the E2655A/B/C Probe De-skew and Performance Verification Kit.

#### NOTE

Each probe is calibrated to the Oscilloscope Channel to which it is connected. Do not switch probes between Channels or other Oscilloscopes, else it becomes necessary to calibrate them again. One of the best practices is to label the probes with the Channel number on which they are calibrated.

#### 25 Calibrating the Infiniium Oscilloscope

Keysight U7232D DisplayPort Electrical Performance Compliance Test Application

Method of Implementation

А

# DisplayPort AUX Channel Cookbook for Tx Automated Test

AUX Channel and Hot Plug Detect (HPD) / 918 DPTC Controller / 919 Automated Test Sequence / 920


This section describes what is required to implement the test automation features architected in the *DisplayPort Specification 1.1a*. Automated DisplayPort tests require a source device that is able to change test conditions such as data rate, level, pre-emphasis, test pattern, and SSC options as requested. This cookbook provides a guide on how to perform these tasks using a sink emulator such as Keysight W2642 DPTC controller.



#### AUX Channel and Hot Plug Detect (HPD)

DisplayPort devices communicate with each other through the AUX Channel. The DisplayPort port sink device provides memory that a source and a sink could read from or write to. The *DisplayPort Specification 1.1a* has reserved a set of DCPD registers for the purpose of test automation.

There is also a HPD line between a source and a sink. For automation purposes, the HPD pulse is used as an IRQ to notify the source about an automated test request.



#### DPTC Controller

The Keysight DPTC Controller can be used as a sink emulator that tells the source to output desired signals. Some fundamental functions provided which enable automation are:

- SetByte(Address, Value)
- Send HPDPulse(Length)
- PlugIn(Emulate Plug in event)
- PlugOut(Emulate Plug out event)

### NOTE

Function names listed are for informative purpose only. They are not reflected to actual API call.

#### Automated Test Sequence

This section provides information on how to enable test automation in DisplayPort Transmitter test. You should specify the Max link rate, lane count, preEmphasis, Level, and SSC options from the compliance application.

**OPTION 1** 

#### Step 1: Emulate successful link training (For SSC)

- 1 This step emulates an unplug and plug in event to initiate a fake link training.
- 2 To do this, the DPTC controller initiates the sequence below:
  - a Emulate PlugOut Event to put HPD line in Low for at least 2 ms. Source should RESET.
  - b Set Link Capability fields.

 $MAX_LINK_RATE = 0x0A.$ 

 $MAX\_LANE\_COUNT = 0x04.$ 

MAX\_DOWNSPREAD = 0x01 to enable SSC / 0x00 to disable SSC.

- c Set 0x202 (LANEO\_1\_STATUS) = 0x77.
- d Set 0x203 (LANE2\_3\_STATUS) = 0x77.
- e Set 0x204 (LANE\_ALIGN\_STATUS\_UPDATED) = 0x81.
- f Note: 0x202, 0x203 and 0x204 must be preset for automation purposes.
- g Emulate PlugIn Event to put HPD line in High.
- h Source clears Link Configuration field and reads Link Capability.
- *i* Source enables/disables SSC based on the value of MAX\_DOWNSPREAD (Enable SSC if value is 1).
- *j* Source outputs 0x01 to TRAINING\_PATTERN\_SET.
- *k* Source reads LANE0\_1\_STATUS, LANE2\_3\_STATUS and LANE\_ALIGN\_STATUS\_UPDATED. Because these registers are already set in a previous step, the source exits the Clock Recovery Sequence for Link Training (Figure 186) and goes to the Channel Equalizer sequence for Link Training (Figure 187).
- *l* Source set TRAINING\_PATTERN\_SET to 0x02.
- *m* Source reads LANE0\_1\_STATUS, LANE2\_3\_STATUS and LANE\_ALIGN\_\_STATUS\_UPDATED. Because these registers are already set in a previous step, the source exits the Channel Equalizer Sequence and ends the whole link training process.
- 3 From the state machine of link training of *Display Port Specification 1.1a*, these sequences cheat a Display Port source into thinking that link training has already been performed without looping through the actual link training. The Display Port Source device should exit link training successfully.
- 4 The AUX Controller then checks DOWNS\_SPREAD\_CTRL if SSC support is changed.





Figure 186 Clock Recovery Sequence





#### Step 2: Change Bit Rate and Number of Lanes

- 1 To change the bit rate and Number of Lanes, the DPTC controller initiates the sequence below:
  - a Set 0x202 (LANE0\_1\_STATUS) = 0x77.
  - b Set 0x203 (LANE2\_3\_STATUS) = 0x77.
  - c Set 0x204 (LANE\_ALIGN\_STATUS\_UPDATED) = 0x81.
  - *d* SetBit 0x201.1 (AUTOMATED\_TEST\_REQUEST).
  - e Clear 0x218 (TEST\_REQUEST).
  - f SetBit 0x218.0 (TEST\_LINK\_TRAINING).
  - g SetByte 0x219 (TEST\_LINK\_RATE) to 0x0A (2.7 Gbps) or 0x06 (1.62 Gbps).
  - h SetByte 0x220 (TEST\_LANE\_COUNT) to the desired lane count.
  - *i* Trigger an IRQ Event (Send 1 ms HPD Pulse).

- 2 When a 1 ms HPD pulse is received:
  - a Source reads bit 0x201.1 (AUTOMATED\_TEST\_REQUEST). If 0x201.1 is asserted go to 2.
  - b If 0x218.0 is asserted, Source clears LINK\_BW\_SET and LANE\_COUNT\_SET.
  - c Source reads 0x219 and 0x220 and output signals with desired lane count and data rate.

#### Step 3: Change PreEmphasis, Level, and Test pattern

- 1 To Change PreEmphasis, Level, and Test pattern, the DPTC initiates the following sequences:
  - a Set 0x202 (LANE0\_1\_STATUS) = 0x77.
  - b Set 0x203 (LANE2\_3\_STATUS) = 0x77.
  - c Set 0x204 (LANE\_ALIGN\_STATUS\_UPDATED) = 0x81.
  - *d* SetBit 0x201.1 (AUTOMATED\_TEST\_REQUEST).
  - e Set 0x206 (ADJUST\_REQUEST\_LANE0\_1) and 0x207 (ADJUST\_REQUEST\_LANE2\_3) with desired level and preemphasis.

#### Table 171 Mapping table for PreEmphasis and Level

VOLTAGE_SWIN	IG_LANEX (2 bits)	
00:	400 mV	
01:	600 mV	
10:	800 mV	
11:	1200 mV	

PREEMPHASIS_S	PREEMPHASIS_SWINT_LANEX (2 bits)				
00:	0 dB				
01:	3.5 dB				
10:	6 dB				
11:	9.5 dB				

f Clear 0x218 and SetBit 0x218.3 (TEST\_PATTERN\_REQUEST).

g Set 0x248 (PHY\_TEST\_PATTERN) to desired pattern.

Bits 1:0 = PHY_TEST_PATTERN_SEL	
00	= No test pattern selected
01	= D10.2 without scrambling
10	= Symbol_Error_Measurement_Count
11	= PRBS7V

h Send IRQ to source (HPD 1 ms Pulse).

2 When a 1 ms HPD pulse is received:

- a Source reads bit 0x201.1 (AUTOMATED\_TEST\_REQUEST). If 0x201.1 is asserted, go to step 2.
- *b* Source reads 0x248, 0x206, 0x207 and outputs signals with desired pattern, PreEmphasis, and Level.

# NOTE

It might be necessary to repeat step 3 to set TEST\_PATTERN back to "No pattern" (0x248=0h) before repeating whole automation sequence (step 1 to 3).

#### **OPTION 2**

This option provides a simple way to control test automation in one simple step, providing that a test mode is supplied. However, it is less consistent with DisplayPort Automation scheme.

#### Step 1:

- 1 Source should always Scan for 0x201.1 (AUTOMATED\_TEST\_REQUEST).
- 2 Sink sets the following:
  - a SetByte 0x219 (TEST\_LINK\_RATE) to (2.7 Gbps) or 0x06 (1.62 Gbps)
  - b SetBit 0x03.1 (TEST\_DOWNSPREAD) to turn on SSC. Clear 0x21A.1 to turn off SSC.
  - c SetByte 0x220 (TEST\_LANE\_COUNT) to desired lane count.
  - *d* Set 0x206 (ADJUST\_REQUEST\_LANE0\_1) and 0x207 (ADJUST\_REQUEST\_LANE2\_3) with desired level and preemphasis.
  - e Set 0x248 (PHY\_TEST\_PATTERN) to desired pattern.
- 3 Sink sets 0x201.1.
- 4 When the Source detects 0x201.1 being set, it should respond by outputting signals as in step 2.
- 5 Sink wait for 3 seconds.
- 6 Sink set bit 0x218.0 back to 0.
- 7 Alternatively, HPD\_IRQ (1 ms) mechanism could be used instead of keep scanning 0x201.1.

# Index

#### Α

Aux Channel and Hot Plug Detect (HPD), **918** Aux Channel tests, **231**, **253**, **261**, **455**, **477**, **485**, **675**, **697**, **871**, **893** Aux Channel tests, setting up for, **235**, **265**, **459**, **490**, **679**, **875** 

# С

cable eye diagram tests, 209, 433, 653, 849 Cable Model Worst Case, 58 Cable model Serial Data Equalization software, 59 transfer function, 58 zero length, 59 calibrating the oscilloscope, 901 Characteristics aggressor signals, 214 configure, 54 connect, 54 connection, Source Aux Channel tests, 63, 213, 241, 268, 293, 412, 437, 465, 493, 515, 633, 657, 685, 712, 829, 853, 881 CTLE, 59 HBR (2.7 Gbps), 59 HBR2 (5.4 Gbps), 60

# D

DisplayPort automated testing—at a glance, 3 DisplayPort References, 8 DPTC controller, 919 Dual-Dirac Model, 71

# E

Entitlement Certificate, 49 Equalized signal, 193, 200, 206, 224, 229 Equation Current (Id), 257, 259 Eye Mask Height, 151 Eye Mask Height Derate (Random Noise), 150 Eye Mask Width, 151 Eye Mask Width Derate (Random Jitter), 150 Inrush Peak Current, 257, 259 Inter Pair Skew, 281 Inter-Pair Skew, 113 Intra Pair Skew, 283 Intra-Pair Skew, 180 Maximum Data Rate, 120, 132 Minimum Data Rate, 120, 132 Non ISI jitter, 80 Non Pre-Emphasis Level, 87 Non Transition Voltage Range, 103 Non-ISI Jitter, 202, 225 Peak to Peak Voltage, 108 peak-to-peak value of the non-transition voltage, 87, 95 peak-to-peak value of the transition voltage, 87, 95, 103 peak-to-peak voltage-1010, 143 peak-to-peak voltage-1100, 143 Post-Cursor 2 Level, 143 Post-Cursor 2 ratio, 143 Power (Ps), 257, 259 pre-emphasis delta, 95 pre-emphasis level, 95 Slope, 137 SSC Modulation Deviation, 127, 132 Total Jitter, 154 total jitter, 71, 196 Transition Voltage (VTrans), 180, 282

# Η

high gate voltage, 254 Hold Off Time, Aux Channel tests set up, 237, 461, 681, 877

#### L

in this book, 6

## Κ

keyboard, 3

#### L

license code, 49 license key, installing, 49 Lower Threshold, Aux Channel tests set up, 238, 462, 682, 878

#### Μ

MATLAB script, 243, 249 mouse, 3

## Ν

non-transition voltage measurement, **85, 86, 93, 94, 101, 102** 

# 0

Offline Mode, 239 Offset, Aux Channel tests set up, 238, 462, 682, 878 Online Help, 8 Option ID Number, 49

## Ρ

peak-to-peak voltage test, Source Aux Channel, 247, 471, 691, 887 precision 3.5 mm BNC to SMA male adapter, 3 probing for cable eye diagram tests, 438 probing for main link frequency compliance tests, 345 probing for source non-ISI jitter tests, 306 Probing, Source Aux Channel tests, 63, 241, 268, 293, 412, 437, 465, 493, 515, 685, 712, 881

# R

Reference Sink device, 241 Reference Source device, 241 report, 54 results, 54 run tests, 54

# S

select tests, 54 sink eye diagram tests, 407, 629, 825 Source Aux Channel tests, 243, 257, 259, 269, 271, 273, 276, 278, 280, 282, 467, 481, 483, 494, 496, 498, 501, 503, 505, 507, 687, 701, 703, 883, 897, 899 source eye diagram tests, **57**, **231**, **253**, **261**, **285**, **455**, **477**, **485**, **509**, **675**, **697**, **705**, **871**, **893** starting the DisplayPort automated test application, **53** Stress Signal Calibration, **185** 

# Т

threshold levels, 238 Threshold, Aux Channel tests set up, 238, 462, 682, 878 transition voltage measurement, 85, 86, 93, 94, 101, 102 Trigger Level, Aux Channel tests set up, 237, 461, 681, 877 trigger setup configuration, 239

#### U

U7232A DisplayPort Electrical Performance Compliance Test Application, 3 Upper Threshold, Aux Channel tests set up, 238, 462, 682, 878

### V

Vertical Scale, Aux Channel tests set up, 238, 462, 682, 878

## W

W2642 DPTC controller, 917 Web Site Keysight, 48 VESA, 3